LXT9763 — Fast Ethernet 10/100 Hex Transceiver with Full MII
Tables
1
LXT9763 MII Signal Descriptions........................................................................11
2
3
4
5
6
7
8
9
LXT9763 Network Interface Signal Descriptions.................................................13
LXT9763 Miscellaneous Signal Descriptions......................................................13
LXT9763 Power Supply Signal Descriptions.......................................................14
LXT9763 JTAG Test Signal Descriptions............................................................14
LXT9763 LED Signal Descriptions......................................................................15
Hardware Configuration Settings ........................................................................23
Carrier Sense, Loopback, and Collision Conditions............................................28
4B/5B Coding......................................................................................................30
BSR Mode of Operation......................................................................................37
Supported JTAG Instructions..............................................................................37
Device ID Register ..............................................................................................37
Magnetics Requirements ....................................................................................40
Absolute Maximum Ratings ................................................................................44
Operating Conditions ..........................................................................................44
Digital I/O Characteristics 1.................................................................................44
Digital I/O Characteristics - MII Pins ...................................................................45
Required Reference Clock (REFCLK) Characteristics........................................45
100BASE-TX Transceiver Characteristics ..........................................................45
100BASE-FX Transceiver Characteristics ..........................................................46
10BASE-T Transceiver Characteristics...............................................................46
100BASE-TX Receive Timing Parameters (4B Mode)........................................47
100BASE-TX Transmit Timing Parameters (4B Mode).......................................48
100BASE-TX Receive Timing Parameters (5B Mode)........................................49
100BASE-TX Transmit Timing Parameters (5B Mode).......................................50
100BASE-FX Receive Timing Parameters .........................................................51
100BASE-FX Transmit Timing Parameters ........................................................52
10BASE-T Receive Timing Parameters..............................................................53
10BASE-T Transmit Timing Parameters.............................................................54
10BASE-T SQE (Heartbeat) Timing Parameters................................................55
10BASE-T Jab and Unjab Timing Parameters....................................................55
Auto Negotiation and Fast Link Pulse Timing Parameters..................................56
MDIO Timing Parameters ...................................................................................57
Power-Up Timing Parameters............................................................................57
RESET and Power-Down Recovery Timing Parameters...................................58
Register Set ........................................................................................................59
Register Bit Map..................................................................................................60
Control Register (Address 0)...............................................................................62
Status Register (Address 1)................................................................................62
PHY Identification Register 1 (Address 2)...........................................................63
PHY Identification Register 2 (Address 3)...........................................................64
Auto Negotiation Advertisement Register (Address 4)........................................64
Auto Negotiation Link Partner Base Page Ability Register (Address 5)..............65
Auto Negotiation Expansion (Address 6) ............................................................66
Auto Negotiation Next Page Transmit Register (Address 7)...............................67
Auto Negotiation Link Partner Next Page Receive Register (Address 8) ...........67
Port Configuration Register (Address 16, Hex 10)..............................................68
Quick Status Register (Address 17, Hex 11) ......................................................68
Interrupt Enable Register (Address 18, Hex 12) .................................................69
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
6
Datasheet
INTEL [ INTEL ]
