欢迎访问ic37.com |
会员登录 免费注册
发布采购

IS42S32400B-6BL 参数 Datasheet PDF下载

IS42S32400B-6BL图片预览
型号: IS42S32400B-6BL
PDF下载: 下载PDF文件 查看货源
内容描述: 4Meg ×32 128兆位同步DRAM [4Meg x 32 128-MBIT SYNCHRONOUS DRAM]
分类和应用: 存储内存集成电路动态存储器时钟
文件页数/大小: 60 页 / 625 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IS42S32400B-6BL的Datasheet PDF文件第8页浏览型号IS42S32400B-6BL的Datasheet PDF文件第9页浏览型号IS42S32400B-6BL的Datasheet PDF文件第10页浏览型号IS42S32400B-6BL的Datasheet PDF文件第11页浏览型号IS42S32400B-6BL的Datasheet PDF文件第13页浏览型号IS42S32400B-6BL的Datasheet PDF文件第14页浏览型号IS42S32400B-6BL的Datasheet PDF文件第15页浏览型号IS42S32400B-6BL的Datasheet PDF文件第16页  
IS42S32400B
CKE RELATED COMMAND TRUTH TABLE
(1)
CKE
Current State
Self-Refresh (S.R.)
Operation
INVALID, CLK (n - 1) would exit S.R.
Self-Refresh Recovery
(2)
Self-Refresh Recovery
(2)
Illegal
Illegal
Maintain S.R.
Idle After t
RC
Idle After t
RC
Illegal
Illegal
Begin clock suspend next cycle
(5)
Begin clock suspend next cycle
(5)
Illegal
Illegal
Exit clock suspend next cycle
(2)
Maintain clock suspend
INVALID, CLK (n - 1) would exit P.D.
EXIT P.D. --> Idle
(2)
Maintain power down mode
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Auto-Refresh
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Self-Refresh
(3)
Refer to operations in Operative Command Table
Power-Down
(3)
Refer to operations in Operative Command Table
Begin clock suspend next cycle
(4)
Exit clock suspend next cycle
Maintain clock suspend
n-1
H
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
H
L
L
H
H
H
H
H
H
H
H
H
H
L
H
H
L
L
n
X
H
H
H
H
L
H
H
H
H
L
L
L
L
H
L
X
H
L
H
H
H
H
H
L
L
L
L
L
X
H
L
H
L
CS
X
H
L
L
L
X
H
L
L
L
H
L
L
L
X
X
X
X
X
H
L
L
L
L
H
L
L
L
L
X
X
X
X
X
RAS
X
X
H
H
L
X
X
H
H
L
X
H
H
L
X
X
X
X
X
X
H
L
L
L
X
H
L
L
L
X
X
X
X
X
CAS
X
X
H
L
X
X
X
H
L
X
X
H
L
X
X
X
X
X
X
X
X
H
L
L
X
X
H
L
L
X
X
X
X
X
ISSI
WE
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
H
L
X
X
X
X
X
Address
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Op - Code
X
Op - Code
X
X
X
X
X
®
Self-Refresh Recovery
Power-Down(P.D.)
Both Banks Idle
Any state
other than
listed above
Notes:
1. H : High level, L : low level, X : High or low level (Don’t care).
2. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum
setup time must be satisfied
before any command other than EXIT.
3. Power down and Self refresh can be entered only from the both banks idle state.
4. Must be legal command as defined in Operative Command Table.
5. Illegal if t
XSR
is not satisfied.
12
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY INFORMATION Rev. 00G
06/15/06