欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML145157 参数 Datasheet PDF下载

ML145157图片预览
型号: ML145157
PDF下载: 下载PDF文件 查看货源
内容描述: 并行输入锁相环频率合成器的接口与单预分频系数 [Parallel-Input PLL Frequency Synthesizer Interfaces with Single-Modulus Prescalers]
分类和应用:
文件页数/大小: 35 页 / 2437 K
品牌: LANSDALE [ LANSDALE SEMICONDUCTOR INC. ]
 浏览型号ML145157的Datasheet PDF文件第5页浏览型号ML145157的Datasheet PDF文件第6页浏览型号ML145157的Datasheet PDF文件第7页浏览型号ML145157的Datasheet PDF文件第8页浏览型号ML145157的Datasheet PDF文件第10页浏览型号ML145157的Datasheet PDF文件第11页浏览型号ML145157的Datasheet PDF文件第12页浏览型号ML145157的Datasheet PDF文件第13页  
ML145155
Serial–Input PLL
Frequency Synthesizer
Interfaces with Single–Modulus Prescalers
Legacy Device:
Motorola/Freescale MC145155-2
The ML145155 is programmed by a clocked, serial input,
16–bit data stream. The device features consist of a reference
oscillator, selectable–reference divider, digital–phase detector,
14–bit programmable divide–by–N counter, and the necessary
shift register and latch circuitry for accepting serial input
data.
• Operating Temperature Range: TA = – 40 to 85°C
• Low Power Consumption Through Use of CMOS
Technology
• 3.0 to 9.0 V Supply Range
• On– or Off–Chip Reference Oscillator Operation with
Buffered Output
• Compatible with the Serial Peripheral Interface (SPI) on
CMOS MCUs
• Lock Detect Signal
• Two Open–Drain Switch Outputs
• 8 User–Selectable ÷ R Values: 16, 512, 1024, 2048,
3668, 4096, 6144, 8192
• Single Modulus/Serial Programming
• ÷ N Range = 3 to 16383
• “Linearized” Digital Phase Detector Enhances Transfer
Function Linearity
• Two Error Signal Options: Single–Ended (Three–State)
or Double–Ended
• Chip Complexity: 6504 FETs or 1626 Equivalent Gates
P DIP 18 = VP
PLASTIC DIP
CASE 707
18
1
20
1
SOG
20W = -6P
SOG PACKAGE
CASE 751D
CROSS REFERENCE/ORDERING INFORMATION
MOTOROLA
LANSDALE
PACKAGE
P DIP 18
MC145155P2
ML145155VP
SOG 20W
MC145155DW2 ML145155-6P
Note:
Lansdale lead free (Pb) product, as it
becomes available, will be identified by a part
number prefix change from
ML
to
MLE.
PIN ASSIGNMENTS
PLASTIC DIP
RA1
RA2
φ
V
φ
R
VDD
PDout
VSS
LD
fin
1
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
10
RA0
OSCin
OSCout
REFout
SW2
SW1
ENB
DATA
CLK
RA1
RA2
φ
V
φ
R
VDD
PDout
VSS
NC
LD
fin
SOG
PACKAGE
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
RA0
OSCin
OSCout
REFout
NC
SW2
SW1
ENB
DATA
CLK
NC = NO CONNECTION
Page 9 of 35
www.lansdale.com
Issue A