欢迎访问ic37.com |
会员登录 免费注册
发布采购

GAL22V10B-15LP 参数 Datasheet PDF下载

GAL22V10B-15LP图片预览
型号: GAL22V10B-15LP
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能E2CMOS PLD通用阵列逻辑 [High Performance E2CMOS PLD Generic Array Logic]
分类和应用: 可编程逻辑器件光电二极管输入元件时钟
文件页数/大小: 29 页 / 387 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号GAL22V10B-15LP的Datasheet PDF文件第8页浏览型号GAL22V10B-15LP的Datasheet PDF文件第9页浏览型号GAL22V10B-15LP的Datasheet PDF文件第10页浏览型号GAL22V10B-15LP的Datasheet PDF文件第11页浏览型号GAL22V10B-15LP的Datasheet PDF文件第13页浏览型号GAL22V10B-15LP的Datasheet PDF文件第14页浏览型号GAL22V10B-15LP的Datasheet PDF文件第15页浏览型号GAL22V10B-15LP的Datasheet PDF文件第16页  
SpecificationsGAL22V10B
AC Switching Characteristics  
AC SWITCHING CHARACTERISTICS  
Over Recommended Operating Conditions  
COM  
-7  
COM  
-10  
COM / IND  
-15  
IND  
-20  
COM / IND  
-25  
TEST  
COND.1  
DESCRIPTION  
PARAM.  
UNITS  
MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX.  
MIN. MAX.  
tpd  
tco  
tcf2  
tsu1  
tsu2  
th  
A
A
Input or I/O to Comb. Output  
Clock to Output Delay  
3
2
7.5  
5
3
2
10  
7
3
15  
8
3
20  
10  
8
3
25  
15  
13  
ns  
ns  
ns  
ns  
ns  
2
2
2
Clock to Feedback Delay  
2.5  
7
2.5  
10  
10  
2.5  
14  
14  
15  
15  
Setup Time, Input or Fdbk before Clk6.5  
Setup Time, SP before Clock↑  
10  
10  
Hold Time, Input or Fdbk after Clk↑  
0
0
0
0
0
ns  
A
Maximum Clock Frequency with  
External Feedback, 1/(tsu + tco)  
87  
71.4  
55.5  
41.6  
33.3  
MHz  
fmax3  
A
A
Maximum Clock Frequency with  
Internal Feedback, 1/(tsu + tcf)  
111  
111  
105  
105  
80  
45.4  
50  
35.7  
38.5  
MHz  
MHz  
Maximum Clock Frequency with  
No Feedback  
83.3  
twh  
twl  
B
Clock Pulse Duration, High  
4
4
3
3
3
8
8
8
4
4
10  
9
6
6
15  
15  
20  
10  
10  
3
20  
20  
25  
13  
13  
3
25  
25  
25  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Clock Pulse Duration, Low  
ten  
tdis  
tar  
Input or I/O to Output Enabled  
Input or I/O to Output Disabled  
Input or I/O to Asynch. Reset of Reg.  
Asynch. Reset Pulse Duration  
Asynch. Reset to ClkRecovery Time  
3
3
C
8
3
3
3
3
A
13  
3
13  
3
3
3
tarw  
tarr  
tspr  
8
15  
10  
10  
20  
20  
14  
25  
25  
15  
8
Synch. Preset to ClkRecovery Time 10  
10  
1) Refer to Switching Test Conditions section.  
2) Calculated from fmax with internal feedback. Refer to fmax Description section.  
3) Refer to fmax Description section.  
Capacitance (TA = 25°C, f = 1.0 MHz)  
SYMBOL  
PARAMETER  
Input Capacitance  
I/O Capacitance  
MAXIMUM*  
UNITS  
TEST CONDITIONS  
VCC = 5.0V, VI = 2.0V  
VCC = 5.0V, VI/O = 2.0V  
CI  
8
8
pF  
pF  
CI/O  
*Characterized but not 100% tested.  
12