欢迎访问ic37.com |
会员登录 免费注册
发布采购

PALCE16V8Q-25PC/4 参数 Datasheet PDF下载

PALCE16V8Q-25PC/4图片预览
型号: PALCE16V8Q-25PC/4
PDF下载: 下载PDF文件 查看货源
内容描述: EE CMOS零功耗的20引脚通用可编程阵列逻辑 [EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic]
分类和应用: 可编程逻辑光电二极管输出元件输入元件时钟
文件页数/大小: 32 页 / 611 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号PALCE16V8Q-25PC/4的Datasheet PDF文件第1页浏览型号PALCE16V8Q-25PC/4的Datasheet PDF文件第3页浏览型号PALCE16V8Q-25PC/4的Datasheet PDF文件第4页浏览型号PALCE16V8Q-25PC/4的Datasheet PDF文件第5页浏览型号PALCE16V8Q-25PC/4的Datasheet PDF文件第6页浏览型号PALCE16V8Q-25PC/4的Datasheet PDF文件第7页浏览型号PALCE16V8Q-25PC/4的Datasheet PDF文件第8页浏览型号PALCE16V8Q-25PC/4的Datasheet PDF文件第9页  
BLOCK DIAGRAM
I1 – I8
CLK/I0
8
Programmable AND Array
32 x 64
MC
0
MC
1
G
N AL
EW D
EV
D
ES IC
IG ES
N F
S O
MC
2
MC
3
MC
4
MC
5
I/O
2
I/O
3
I/O
4
I/O
5
MACRO
MACRO
MACRO
MACRO
MACRO
MACRO
R
MC
6
I/O
6
MACRO
MACRO
MC
7
OE
/I
9
I/O
0
I/O
1
I/O
7
16493E-1
FUNCTIONAL DESCRIPTION
The PALCE16V8 is a universal PAL device. The PALCE16V8Z is the zero-power version of the
PALCE16V8. It has all the architectural features of the PALCE16V8. In addition, the PALCE16V8Z
has zero standby power and an unused product term disable feature for reduced power
consumption. It has eight independently configurable macrocells (MC
0
-
MC
7
). Each macrocell can
be configured as registered output, combinatorial output, combinatorial I/O or dedicated input.
The programming matrix implements a programmable AND logic array, which drives a fixed OR
logic array. Buffers for device inputs have complementary outputs to provide user-
programmable input signal polarity. Pins 1 and 11 serve either as array inputs or as clock (CLK)
and output enable (OE), respectively, for all flip-flops.
Unused input pins should be tied directly to V
CC
or GND. Product terms with all bits
unprogrammed (disconnected) assume the logical HIGH state, and product terms with both true
and complement of any input signal connected assume a logical LOW state.
The programmable functions on the PALCE16V8 are automatically configured from the user’s
design specification. The design specification is processed by development software to verify
the design and create a programming file (JEDEC). This file, once downloaded to a programmer,
configures the device according to the user’s desired function.
The user is given two design options with the PALCE16V8. First, it can be programmed as a
standard PAL device from the PAL16R8 series. The PAL programmer manufacturer will supply
device codes for the standard PAL device architectures to be used with the PALCE16V8.
The programmer will program the PALCE16V8 in the corresponding architecture. This allows
the user to use existing standard PAL device JEDEC files without making any changes to them.
2
U
SE
PALCE16V8 and PALCE16V8Z Families