欢迎访问ic37.com |
会员登录 免费注册
发布采购

PALCE20V8Q-25PC/4 参数 Datasheet PDF下载

PALCE20V8Q-25PC/4图片预览
型号: PALCE20V8Q-25PC/4
PDF下载: 下载PDF文件 查看货源
内容描述: EE CMOS 24引脚通用可编程阵列逻辑 [EE CMOS 24-Pin Universal Programmable Array Logic]
分类和应用: 可编程逻辑器件光电二极管输入元件时钟
文件页数/大小: 27 页 / 500 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号PALCE20V8Q-25PC/4的Datasheet PDF文件第1页浏览型号PALCE20V8Q-25PC/4的Datasheet PDF文件第2页浏览型号PALCE20V8Q-25PC/4的Datasheet PDF文件第4页浏览型号PALCE20V8Q-25PC/4的Datasheet PDF文件第5页浏览型号PALCE20V8Q-25PC/4的Datasheet PDF文件第6页浏览型号PALCE20V8Q-25PC/4的Datasheet PDF文件第7页浏览型号PALCE20V8Q-25PC/4的Datasheet PDF文件第8页浏览型号PALCE20V8Q-25PC/4的Datasheet PDF文件第9页  
by development software to verify the design and create a programming file. This file, once
downloaded to a programmer, configures the device according to the user’s desired function.
The user is given two design options with the PALCE20V8. First, it can be programmed as an
emulated PAL device. This includes the PAL20R8 series and most 24-pin combinatorial PAL
devices. The PAL device programmer manufacturer will supply device codes for the standard
PAL architectures to be used with the PALCE20V8. The programmer will program the PALCE20V8
to the corresponding PAL device architecture. This allows the user to use existing standard PAL
device JEDEC files without making any changes to them. Alternatively, the device can be
programmed directly as a PALCE20V8. Here the user must use the PALCE20V8 device code. This
option provides full utilization of the macrocells, allowing non-standard architectures to be built.
To
Adjacent
Macrocell
11
0X
10
OE
V
CC
11
10
00
01
SL0
X
SG1
11
0X
D
SL1
X
CLK
Q
Q
10
11
0X
*SG1
*In macrocells MC
0
and MC
7
, SG1 is replaced by SG0 on the feedback multiplexer.
16491E
I/O
X
10
SL0
X
From
Adjacent
Pin
Figure 1. PALCE20V8 Macrocell
PALCE20V8 Family
3