欢迎访问ic37.com |
会员登录 免费注册
发布采购

LT1568CGNPBF 参数 Datasheet PDF下载

LT1568CGNPBF图片预览
型号: LT1568CGNPBF
PDF下载: 下载PDF文件 查看货源
内容描述: 极低噪声,高频有源RC ,滤波器积木 [Very Low Noise, High Frequency Active RC, Filter Building Block]
分类和应用:
文件页数/大小: 16 页 / 282 K
品牌: LINEAR_DIMENSIONS [ LINEAR DIMENSIONS SEMICONDUCTOR ]
 浏览型号LT1568CGNPBF的Datasheet PDF文件第1页浏览型号LT1568CGNPBF的Datasheet PDF文件第2页浏览型号LT1568CGNPBF的Datasheet PDF文件第4页浏览型号LT1568CGNPBF的Datasheet PDF文件第5页浏览型号LT1568CGNPBF的Datasheet PDF文件第6页浏览型号LT1568CGNPBF的Datasheet PDF文件第7页浏览型号LT1568CGNPBF的Datasheet PDF文件第8页浏览型号LT1568CGNPBF的Datasheet PDF文件第9页  
LT1568
ELECTRICAL CHARACTERISTICS
SYMBOL
I
B
PARAMETER
Op Amp Input Bias Current
The
q
denotes the specifications which apply over the full operating
temperature range, otherwise specifications and typical values are at T
A
= 25°C. V
S
= single 5V, EN pin to logic “low,” R
L
= 400Ω,
connected to midsupply, R
FIL
= R11 = R21 = R31 = R12 = R22 = R32, unless otherwise noted (see Block Diagram).
CONDITIONS
V
S
= 3V
V
S
= 5V
V
S
=
±5V
Frequency = DC
Frequency = 2MHz
Frequency = 10MHz
Frequency = DC
Frequency = 2MHz
Frequency = 10MHz
q
q
q
MIN
TYP
0.5
0.4
–0.2
55
MAX
2
2
2
0.2
UNITS
µA
µA
µA
MHz
dB
dB
dB
DEG
DEG
DEG
V/µs
V
V
V
Inverter Bandwidth (Note 4)
Inverter Gain (Sections A and B, Note 5)
q
–0.2
0.01
0.01
0.27
180
179
176
53
Inverter Phase Shift (Sections A and B,
Note 5)
SR
V
CM
Slew Rate (OUTA, OUTB, OUTA,
OUTB) Pins
Common Mode Input Voltage Range
(GNDA and GNDB Pins, Note 6)
Single Supply GND Reference Voltage
V
IL
V
IH
t
DIS
t
EN
EN Input Logic Low Level
EN Input Logic High Level
EN Input Pull-Up Resistor
Disable (Shutdown) Time
Enable (Start-Up) Time
V
S
= 3V
V
S
=
±5V
V
S
= 5V, GNDA Tied to GNDB
V
S
= 3V, 5V or
±5V
V
S
= 3V, 5V or
±5V
EN Pin Steps from 0V to V
+
EN Pin Steps from V
+
to 0V
q
q
1 to 1.9
–3.4 to 2.7
2.5
V
+
– 2.1
V
+
– 0.6
30
40
20
100
V
V
kΩ
µs
µs
FILTER ELECTRICAL CHARACTERISTICS
Specifications are for the output (OUTA or OUTB) of a
single 2nd order section
(A or B) with respect to V
GND
= V
GNDA
= V
GNDB
,
gain = –1, R
FIL
= R11 = R21 = R31 = R12 = R22 = R32, (see Block Diagram). The
q
denotes the specifications which apply over the
full operating temperature range, otherwise specifications and typical values are at T
A
= 25°C. V
S
= single 5V, EN pin to logic “low,”
R
L
= 400Ω, unless otherwise noted.
SYMBOL
ADC
V
OS(OUT)
PARAMETER
DC Gain
DC Offset Voltage
(V
OUTA
– V
GNDA
) or (V
OUTB
– V
GNDB
)
DC Offset Voltage Mismatch
(V
OUTA
– V
GNDA
) – (V
OUTB
– V
GNDB
)
Cutoff Frequency Range (Note 7)
Cutoff Frequency Temperature Coefficient
V
S
= 3V, f
C
= 1MHz, R
FIL
= 1.28k
V
S
= 5V, f
C
= 1MHz, R
FIL
= 1.28k
V
S
=
±5V,
f
C
= 1MHz, R
FIL
= 1.28k
V
S
= 3V, f
C
= 1MHz, R
FIL
= 1.28k
V
S
= 5V, V
S
=
±5V,
f
C
= 1MHz, R
FIL
= 1.28k
V
S
= 3V, V
S
= 5V, V
S
=
±5V
CONDITIONS
q
q
q
q
q
q
MIN
–1.01
–5
–10
–12
–8
–10
0.2
TYP
–1
2.6
0.6
–4.0
±4
±4
MAX
–0.99
15
10
4
8
10
10
UNITS
V/V
mV
mV
mV
mV
mV
MHz
ppm/°C
∆V
OS(OUT)
Transfer Function Characteristics for Each Section (A or B) to Single-Ended Output (OUTA or OUTB)
f
C
TC
q
q
±1
1568f
3