欢迎访问ic37.com |
会员登录 免费注册
发布采购

LT1641-2CS8 参数 Datasheet PDF下载

LT1641-2CS8图片预览
型号: LT1641-2CS8
PDF下载: 下载PDF文件 查看货源
内容描述: 正高电压热插拔控制器 [Positive High Voltage Hot Swap Controllers]
分类和应用: 电源电路电源管理电路光电二极管控制器
文件页数/大小: 12 页 / 171 K
品牌: LINER [ LINEAR TECHNOLOGY ]
 浏览型号LT1641-2CS8的Datasheet PDF文件第3页浏览型号LT1641-2CS8的Datasheet PDF文件第4页浏览型号LT1641-2CS8的Datasheet PDF文件第5页浏览型号LT1641-2CS8的Datasheet PDF文件第6页浏览型号LT1641-2CS8的Datasheet PDF文件第8页浏览型号LT1641-2CS8的Datasheet PDF文件第9页浏览型号LT1641-2CS8的Datasheet PDF文件第10页浏览型号LT1641-2CS8的Datasheet PDF文件第11页  
LT1641-1/LT1641-2
TI I G DIAGRA S
1.313V
ON
t
PLHON
1.233V
t
PHLON
1V
GATE
5V
1641-1
F02
Figure 2. ON to GATE Timing
APPLICATIO S I FOR ATIO
Hot Circuit Insertion
When circuit boards are inserted into a live backplane, the
supply bypass capacitors on the boards draw high peak
currents from the backplane power bus as they charge up.
The transient currents can permanently damage the con-
nector pins and glitch the system supply, causing other
boards in the system to reset.
The chip is designed to turn on a board’s supply voltage in
a controlled manner, allowing the board to be safely
inserted or removed from a live backplane. The chip also
provides undervoltage and overcurrent protection while a
power good output signal indicates when the output
supply voltage is ready.
Power-Up Sequence
The power supply on a board is controlled by placing an
external N-channel pass transistor (Q1) in the power path
(Figure 5). Resistor R
S
provides current detection and
capacitor C1 provides control of the GATE slew rate.
U
W
W
U
U
UW
1.313V
FB
t
PLHFB
1.233V
t
PHLFB
1V
PWRGD
1V
1641-1
F03
Figure 3. FB to PWRGD Timing
V
CC
– SENSE
47mV
t
PHLSENSE
V
CC
1641-1
F04
GATE
Figure 4. SENSE to GATE Timing
Resistor R6 provides current control loop compensation
while R5 prevents high frequency oscillations in Q1.
Resistors R1 and R2 provide undervoltage sensing.
After the power pins first make contact, transistor Q1 is
turned off. If the voltage at the ON pin exceeds the turn-on
threshold voltage, the voltage on the V
CC
pin exceeds the
undervoltage lockout threshold, and the voltage on the
TIMER pin is less than 1.233V, transistor Q1 will be turned
on (Figure 6). The voltage at the GATE pin rises with a slope
equal to 10µA/C1 and the supply inrush current is set at
I
INRUSH
= C
L
• 10µA/C1. If the voltage across the current
sense resistor R
S
gets too high, the inrush current will then
be limited by the internal current limit circuitry which
adjusts the voltage on the GATE pin to maintain a constant
voltage across the sense resistor.
Once the voltage at the output has reached its final value,
as sensed by resistors R3 and R4, the PWRGD pin goes
high.
164112fc
7