欢迎访问ic37.com |
会员登录 免费注册
发布采购

LT1641-2CS8 参数 Datasheet PDF下载

LT1641-2CS8图片预览
型号: LT1641-2CS8
PDF下载: 下载PDF文件 查看货源
内容描述: 正高电压热插拔控制器 [Positive High Voltage Hot Swap Controllers]
分类和应用: 电源电路电源管理电路光电二极管控制器
文件页数/大小: 12 页 / 171 K
品牌: LINER [ LINEAR TECHNOLOGY ]
 浏览型号LT1641-2CS8的Datasheet PDF文件第4页浏览型号LT1641-2CS8的Datasheet PDF文件第5页浏览型号LT1641-2CS8的Datasheet PDF文件第6页浏览型号LT1641-2CS8的Datasheet PDF文件第7页浏览型号LT1641-2CS8的Datasheet PDF文件第8页浏览型号LT1641-2CS8的Datasheet PDF文件第10页浏览型号LT1641-2CS8的Datasheet PDF文件第11页浏览型号LT1641-2CS8的Datasheet PDF文件第12页  
LT1641-1/LT1641-2
APPLICATIO S I FOR ATIO
V
CC
– V
SENSE
47mV
12mV
0V
0.5V
V
FB
1641-1 F07
Figure 7. Current Limit Sense Voltage vs Feedback Pin Voltage
current source. When the TIMER pin falls below 0.5V, the
GATE pin either turns on automatically (LT1641-2) or once
the ON pin is pulsed low to reset the internal fault latch
(LT1641-1).
The waveform in Figure 9 shows how the output latches off
following a short-circuit. The drop across the sense resis-
tor is held at 12mV as the timer ramps up. Since the output
did not rise bringing FB above 0.5V, the circuit latches off.
For Figure 9, C
T
= 100nF.
Undervoltage and Overvoltage Detection
The ON pin can be used to detect an undervoltage condi-
tion at the power supply input. The ON pin is internally
connected to an analog comparator with 80mV of hyster-
esis. If the ON pin falls below its threshold voltage (1.233V),
the GATE pin is pulled low and is held low until ON is high
again.
Figure 10 shows an overvoltage detection circuit. When
the input voltage exceeds the Zener diode’s breakdown
voltage, D2 turns on and starts to pull the TIMER pin high.
After the TIMER pin is pulled higher than 1.233V, the fault
latch is set and the GATE pin is pulled to GND immediately,
turning off transistor Q1. The waveforms are shown in
Figure 11. Operation is restored either by interrupting
power or by pulsing ON low.
U
PROPAGATION DELAY
12µs
10µs
8µs
6µs
4µs
2µs
50mV
100mV
150mV
200mV
V
CC
– V
SENSE
1641-1
F08
W
U
U
Figure 8. Response Time to Overcurrent
Power Good Detection
The chip includes a comparator for monitoring the output
voltage. The noninverting input (FB pin) is compared
against an internal 1.233V precision reference and exhib-
its 80mV hysteresis. The comparator’s output (PWRGD
pin) is an open collector capable of operating from a pull-
up as high as 100V.
The PWRGD pin can be used to directly enable/disable a
power module with an active high enable input. Figure 12
shows how to use the PWRGD pin to control an active low
enable input power module. Signal inversion is accom-
plished by transistor Q2 and R7.
Supply Transient Protection
The IC is 100% tested and guaranteed to be safe from
damage with supply voltages up to 100V. However, spikes
above 100V may damage the part. During a short-circuit
condition, the large change in currents flowing through
the power supply traces can cause inductive voltage
spikes which could exceed 100V. To minimize the spikes,
the power trace parasitic inductance should be minimized
by using wider traces or heavier trace plating and a 0.1µF
bypass capacitor placed between V
CC
and GND. A surge
suppressor at the input can also prevent damage from
voltage surges.
164112fc
9