欢迎访问ic37.com |
会员登录 免费注册
发布采购

L9D112G80BG4E10 参数 Datasheet PDF下载

L9D112G80BG4E10图片预览
型号: L9D112G80BG4E10
PDF下载: 下载PDF文件 查看货源
内容描述: 1.2 GB , DDR - SDRAM集成模块 [1.2 Gb, DDR - SDRAM Integrated Module]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 45 页 / 6016 K
品牌: LOGIC [ LOGIC DEVICES INCORPORATED ]
 浏览型号L9D112G80BG4E10的Datasheet PDF文件第11页浏览型号L9D112G80BG4E10的Datasheet PDF文件第12页浏览型号L9D112G80BG4E10的Datasheet PDF文件第13页浏览型号L9D112G80BG4E10的Datasheet PDF文件第14页浏览型号L9D112G80BG4E10的Datasheet PDF文件第16页浏览型号L9D112G80BG4E10的Datasheet PDF文件第17页浏览型号L9D112G80BG4E10的Datasheet PDF文件第18页浏览型号L9D112G80BG4E10的Datasheet PDF文件第19页  
PreLIMINArY INforMAtIoN L9D112G80BG4  
1.2 Gb, DDR - SDRAM Integrated Module (IMOD)  
wr it e  
The WRITE command is used to initiate a burst WRITE access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided  
on inputs A0-A8 selects the starting column location. The value on the input A10 determines whether or not AUTO PRECHARGE is used. If AUTO PRE-  
CHARGE is selected, the row being accessed will be AUTO PRECHARGED at the end of the WRITE burst; If AUTO PRECHARGE is not selected, the row will  
remain open for subsequent accesses. Input data appearing on the DQ lines is written to the memory array subject to DQMLx, DQMHx for each WORD. If a  
given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will  
be ignored, and a WRITE will not be executed to that byte column location.  
write co m m a n D  
CK#  
CK  
CKE HIGH  
CS#  
RAS#  
CAS#  
WE#  
Address  
A10  
Col  
EN AP  
DIS AP  
Bank  
BA0, BA1  
Don’t Care  
Note:  
EN AP = enable auto precharge  
DIS AP = disable auto precharge..  
LOGIC Devices Incorporated  
www.logicdevices.com  
High Performance, Integrated Memory Module Product  
15  
Feb 2, 2009 LDS-L9D112G80BG4-C