欢迎访问ic37.com |
会员登录 免费注册
发布采购

88F6180-XX-BIR2C080 参数 Datasheet PDF下载

88F6180-XX-BIR2C080图片预览
型号: 88F6180-XX-BIR2C080
PDF下载: 下载PDF文件 查看货源
内容描述: 集成控制器硬件规格 [Integrated Controller Hardware Specifications]
分类和应用: 控制器
文件页数/大小: 112 页 / 962 K
品牌: MARVELL [ MARVELL TECHNOLOGY GROUP LTD. ]
 浏览型号88F6180-XX-BIR2C080的Datasheet PDF文件第33页浏览型号88F6180-XX-BIR2C080的Datasheet PDF文件第34页浏览型号88F6180-XX-BIR2C080的Datasheet PDF文件第35页浏览型号88F6180-XX-BIR2C080的Datasheet PDF文件第36页浏览型号88F6180-XX-BIR2C080的Datasheet PDF文件第38页浏览型号88F6180-XX-BIR2C080的Datasheet PDF文件第39页浏览型号88F6180-XX-BIR2C080的Datasheet PDF文件第40页浏览型号88F6180-XX-BIR2C080的Datasheet PDF文件第41页  
Pin and Signal Descriptions
Pin Descriptions
1.2.17
Precise Timing Protocol (PTP) Interface
Note
All of the PTP signals are multiplexed on the MPP pins (see
).
Table 19: Precise Timing Protocol (PTP) Interface Signal Assignment
Pin Name
I/O
Pin Type
Power Rail
Description
PTP_CLK
PTP_EVENT_REQ
PTP_TRIG_GEN
I
I
O
CMOS
CMOS
CMOS
VDDO
VDDO
VDDO
PTP Clock
Trigger generation to the PTP core.
Trigger generated by the PTP core.
Copyright © 2008 Marvell
December 2, 2008, Preliminary
Document Classification: Proprietary Information
Doc. No. MV-S104988-U0 Rev. E
Page 37