MX25U4035
MX25U8035
GENERAL DESCRIPTION
The MX25U4035 are 4,194,304 bit serial Flash memory, which is configured as 524,288 x 8 internally. When it is in
two or four I/O read mode, the structure becomes 2,097,152 bits x 2 or 1,048,576 bits x 4. The MX25U8035 are 8,388,608
bit serial Flash memory, which is configured as 1,048,576 x 8 internally. When it is in two or four I/O read mode, the
structure becomes 4,194,304 bits x 2 or 2,097,152 bits x 4. When it is in two or four I/O read mode, the structure
becomes 8,388,608 bits x 2 or 4,194,304 bits x 4. The MX25U4035/MX25U8035 feature a serial peripheral inter-
face and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus
signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device
is enabled by CS# input.
When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits in-
put and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and RESET#/HOLD# pin become
SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.
The MX25U4035/MX25U8035 provides sequential read operation on whole chip.
After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the
specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256
bytes) basis, or word basis for Continuously program mode, and erase command is executes on sector (4K-byte),
block (32K-byte), or block (64K-byte), or whole chip basis.
To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read
command can be issued to detect completion status of a program or erase operation via WIP bit.
Advanced security features enhance the protection and security functions, please see security features section for
more details.
When the device is not in operation and CS# is high, it is put in standby mode and draws less than 5uA DC current.
The MX25U4035/MX25U8035 utilizes MXIC's proprietary memory cell, which reliably stores memory contents even
after 100,000 program and erase cycles.
Table 1. Additional Feature Comparison
Additional
Features
Part
Name
MX25U4035
MX25U8035
Protection and
Security
Flexible
Block
Protection
(BP0-BP3)
V
V
512-bit
secured
OTP
V
V
Read Performance
Identifier
2 I/O
4 I/O
RES
REMS
REMS2
REMS4
RDID
Read
Read
(command: (command: (command: (command: (command:
(75 MHz) (75 MHz)
AB hex)
90 hex)
EF hex)
DF hex)
9F hex)
V
V
V
V
33 (hex)
34 (hex)
C2 33 (hex) C2 33 (hex) C2 33 (hex)
(if ADD=0) (if ADD=0) (if ADD=0)
C2 34 (hex) C2 34 (hex) C2 34 (hex)
(if ADD=0) (if ADD=0) (if ADD=0)
C2 25 33
(hex)
C2 25 34
(hex)
P/N: PM1394
7
REV. 1.0, MAR. 09, 2009
MCNIX [ MACRONIX INTERNATIONAL ]
