MX27C8000
8M-BIT [1M x8] CMOS EPROM
FEATURES
•
•
•
•
•
•
1M x 8 organization
Single +5V power supply
+12.5V programming voltage
Fast access time: 100/120/150 ns
Totally static operation
Completely TTL compatible
•
Operating current: 60mA
•
Standby current: 100uA
•
Package type:
- 32 pin plastic DIP
- 32 pin PLCC/SOP
- 32 pin TSOP
GENERAL DESCRIPTION
The MX27C8000 is a 5V only, 8M-bit, One Time
Programmable Read Only Memory. It is organized as 1M
words by 8 bits per word, operates from a single +5 volt
supply, has a static standby mode, and features fast
single address location programming. All programming
signals are TTL levels, requiring a single pulse. For
programming outside from the system, existing EPROM
programmers may be used. The MX27C8000 supports
a intelligent fast programming algorithm which can result
in programming time of less than two minutes.
This EPROM is packaged in industry standard 32 pin
dual-in-line packages, 32 lead PLCC, 32 lead TSOP and
32 lead SOP packages.
PIN CONFIGURATIONS
32 PDIP/SOP
A19
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
Q0
Q1
Q2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
VCC
A18
A17
A14
A13
A8
A9
A11
OE/VPP
A10
CE
Q7
Q6
Q5
Q4
Q3
32 PLCC
VCC
A12
A15
A16
A19
A18
A17
32 TSOP
A11
A9
A8
A14
A13
A13
A14
A17
A8
A18
A9
VCC
A19
A11
A16
OE/VPP
A15
A10
A12
A7
CE
A6
Q7
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE/VPP
A10
CE
Q7
Q6
Q5
Q4
Q3
GND
Q2
Q1
Q0
A0
A1
A2
A3
A7
A6
A5
A4
A3
A2
A1
A0
Q0
5
4
1
32
30
29
MX27C8000
9
MX27C8000
25
MX27C8000
13
14
Q1
Q2
GND
17
Q3
Q4
Q5
21
20
Q6
BLOCK DIAGRAM
CE
OE/VPP
CONTROL
LOGIC
OUTPUT
BUFFERS
Q0~Q7
PIN DESCRIPTION
SYMBOL
A0~A19
Q0~Q7
PIN NAME
Address Input
Data Input/Output
Chip Enable Input
Output Enable Input/Program Supply Voltage
Power Supply Pin (+5V)
Ground Pin
A0~A19
ADDRESS
INPUTS
.
.
.
.
.
.
.
.
Y-DECODER
X-DECODER
.
.
.
.
.
.
.
.
Y-SELECT
CE
OE/VPP
8M BIT
CELL
MAXTRIX
VCC
GND
VCC
GND
P/N: PM00259
1
REV. 3.6, NOV. 19, 2002
MCNIX [ MACRONIX INTERNATIONAL ]
