欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX27C8000QC-12 参数 Datasheet PDF下载

MX27C8000QC-12图片预览
型号: MX27C8000QC-12
PDF下载: 下载PDF文件 查看货源
内容描述: 8M - BIT [ 1M ×8 ] CMOS EPROM [8M-BIT [1M x8] CMOS EPROM]
分类和应用: 可编程只读存储器电动程控只读存储器
文件页数/大小: 15 页 / 985 K
品牌: MCNIX [ MACRONIX INTERNATIONAL ]
 浏览型号MX27C8000QC-12的Datasheet PDF文件第1页浏览型号MX27C8000QC-12的Datasheet PDF文件第2页浏览型号MX27C8000QC-12的Datasheet PDF文件第4页浏览型号MX27C8000QC-12的Datasheet PDF文件第5页浏览型号MX27C8000QC-12的Datasheet PDF文件第6页浏览型号MX27C8000QC-12的Datasheet PDF文件第7页浏览型号MX27C8000QC-12的Datasheet PDF文件第8页浏览型号MX27C8000QC-12的Datasheet PDF文件第9页  
MX27C8000
TWO-LINE OUTPUT CONTROL FUNCTION
To accommodate multiple memory connections, a two-
line control function is provided to allow for:
1. Low memory power dissipation,
2. Assurance that output bus contention will not
occur.
It is recommended that CE be decoded and used as the
primary device-selecting function, while OE be made a
common connection to all devices in the array and
connected to the READ line from the system control bus.
This assures that all deselected memory devices are in
their low-power standby mode and that the output pins
are only active when data is desired from a particular
memory device.
SYSTEM CONSIDERATIONS
During the switch between active and standby
conditions, transient current peaks are produced on the
rising and falling edges of Chip Enable. The magnitude
of these transient current peaks is dependent on the
output capacitance loading of the device. At a minimum,
a 0.1 uF ceramic capacitor (high frequency, low inherent
inductance) should be used on each device between
VCC and GND to minimize transient effects. In addition,
to overcome the voltage drop caused by the inductive
effects of the printed circuit board traces on EPROM
arrays, a 4.7 uF bulk electrolytic capacitor should be
used between VCC and GND for each eight devices. The
location of the capacitor should be close to where the
power supply is connected to the array.
MODE SELECT TABLE
PINS
MODE
Read
Output Disable
Standby (TTL)
Standby (CMOS)
Program
Program Verify
Program Inhibit
Manufacturer Code(3)
Device Code(3)
CE
VIL
VIL
VIH
VCC±0.3V
VIL
VIL
VIH
VIL
VIL
OE/VPP
VIL
VIH
X
X
VPP
VIL
VPP
VIL
VIL
A0
X
X
X
X
X
X
X
VIL
VIH
A9
X
X
X
X
X
X
X
VH
VH
OUTPUTS
DOUT
High Z
High Z
High Z
DIN
DOUT
High Z
C2H
80H
NOTES:
1. VH = 12.0 V
±
0.5 V
2. X = Either VIH or VIL
3. A1 - A8 = A10 - A19 = VIL(For auto select)
4. See DC Programming Characteristics for VPP voltage during
programming.
P/N: PM00259
3
REV. 3.6, NOV. 19, 2002