MDT10P65
8E
Power control register.
Bit 0 –Unimplemented. Always read as 0.
1 – Power-on reset status bit.
7-2 – Unimplemented. Always read as 0.
8F
Unimplemented.
90
PPHE register . ( “ 0 ” Enable ; “ 1 ” Disable )
Bit 0-3 – Unimplemented.
4 – PA port pull-up enable bit.
5 – PC port pull-up enable bit.
6 – PD port pull-up enable bit.
7 – PE port pull-up enable bit.
91-9F Unimplemented.
A0-FF General purpose register.
7.
Timer1 CCP Mode
CCP1CTL
Enable
CCP1L
Input
COMPARATOR
1 / 2 Output
PA7
TMR1L
Clear TMR1L
PA7
TRISA< 7 >
Output Enable
Input
Output
Default
This specification are subject to be changed without notice. Any latest information
please preview http;//www.mdtic.com.tw
P. 8
2005/10
Ver. 1.6