欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8490-I/PT 参数 Datasheet PDF下载

PIC18F8490-I/PT图片预览
型号: PIC18F8490-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚闪存微控制器与LCD驱动器和纳瓦技术 [64/80-Pin Flash Microcontrollers with LCD Driver and nanoWatt Technology]
分类和应用: 驱动器闪存微控制器
文件页数/大小: 414 页 / 6891 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F8490-I/PT的Datasheet PDF文件第156页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第157页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第158页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第159页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第161页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第162页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第163页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第164页  
PIC18F6390/6490/8390/8490  
SSPSR is the shift register used for shifting data in or  
out. SSPBUF is the buffer register to which data bytes  
are written to or read from.  
15.3.1  
REGISTERS  
The MSSP module has four registers for SPI mode  
operation. These are:  
In receive operations, SSPSR and SSPBUF together  
create a double-buffered receiver. When SSPSR  
receives a complete byte, it is transferred to SSPBUF  
and the SSPIF interrupt is set.  
• MSSP Control Register 1 (SSPCON1)  
• MSSP Status Register (SSPSTAT)  
• Serial Receive/Transmit Buffer Register (SSPBUF)  
• MSSP Shift Register (SSPSR) – Not directly  
accessible  
During transmission, the SSPBUF is not double-  
buffered. A write to SSPBUF will write to both SSPBUF  
and SSPSR.  
SSPCON1 and SSPSTAT are the control and status  
registers in SPI mode operation. The SSPCON1  
register is readable and writable. The lower 6 bits of  
the SSPSTAT are read-only. The upper 2 bits of the  
SSPSTAT are read/write.  
REGISTER 15-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)  
R/W-0  
SMP  
R/W-0  
CKE  
R-0  
D/A  
R-0  
P
R-0  
S
R-0  
R-0  
UA  
R-0  
BF  
R/W  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
SMP: Sample bit  
SPI Master mode:  
1= Input data sampled at end of data output time  
0= Input data sampled at middle of data output time  
SPI Slave mode:  
SMP must be cleared when SPI is used in Slave mode.  
bit 6  
CKE: SPI Clock Edge Select bit  
When CKP = 0:  
1= Data transmitted on rising edge of SCK  
0= Data transmitted on falling edge of SCK  
When CKP = 1:  
1= Data transmitted on falling edge of SCK  
0= Data transmitted on rising edge of SCK  
bit 5  
bit 4  
bit 3  
bit 2  
bit 1  
bit 0  
D/A: Data/Address bit  
Used in I2C™ mode only.  
P: Stop bit  
Used in I2C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.  
S: Start bit  
Used in I2C mode only.  
R/W: Read/Write Information bit  
Used in I2C mode only.  
UA: Update Address bit  
Used in I2C mode only.  
BF: Buffer Full Status bit (Receive mode only)  
1= Receive complete, SSPBUF is full  
0= Receive not complete, SSPBUF is empty  
DS39629C-page 158  
© 2007 Microchip Technology Inc.