256Mb and 512Mb (256Mb/256Mb), P30-65nm
Common Flash Interface
Table 28: Primary Vendor-Specific Extended Query (Continued)
Hex Offset
P = 10Ah
ASCII Value
(DQ[7:0])
Length
Description
Block Status Register mask:
Bits 2 - 15 are reserved; undefined bits are 0.
Address Hex Code
(P+A)h
(P+B)h
2
114:
115:
- -03
- -00
–
–
Bit 0: Block lock-bit status register active.
Bit 1: Block lock-down bit status active.
Bit 4: EFA block lock-bit status register active.
Bit 5: EFA block lock-bit status active.
bit 0 = 1
bit 1 = 1
bit 4 = 0
bit 5 = 0
Yes
Yes
No
No
1.8V
(P+C)h
(P+D)h
1
1
VCC logic supply highest performance program/
erase voltage.
bits 0 - 3 BCD 100 mV
116:
117:
- -18
- -90
bits 4 - 7 hex value in volts
VPP optimum program/erase voltage.
bits 0 - 3 BCD 100mV
9.0V
bits 4 - 7 hex value in volts
1. See Optional Features Fields table.
Note:
Table 29: Optional Features Field
Discrete
512Mb
Address
Bottom
Top
–
Bottom
Top
–
die 1 (B)
40:
die 2 (T)
--00
die 1 (T)
--40
die 2 (B)
--00
112:
--00
--00
Table 30: One Time Programmable (OTP) Space Information
Hex Offset
Hex
Code
ASCII Value
(DQ[7:0])
P = 10Ah
Length
Description
Address
(P+E)h
1
Number of OTP block fields in JEDEC ID space.
00h indicates that 256 OTP fields are available.
118:
- -02
2
PDF: 09005aef84566799
p30_65nm_MLC_256Mb-512mb.pdf - Rev. A 1/13 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
58
© 2013 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
