512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
Timing Diagrams
Figure 47:
CLK
tCKS
CKE
tCMS
COMMAND
tCMH
NOP
READ
NOP
NOP
NOP
NOP
NOP
NOP
READ – DQM Operation
T0
tCK
tCKH
T1
tCL
tCH
T2
T3
T4
T5
T6
T7
T8
ACTIVE
tCMS
DQM
tAS
ADDR
tAS
A10
tAS
BA0, BA1
tAH
ROW
tCMH
COLUMN
m
ENABLE AUTO PRECHARGE
tAH
ROW
tAH
BANK
DISABLE AUTO PRECHARGE
BANK
tAC
tAC
DQ
tLZ
tRCD
CL
D
OUT
m
tOH
tLZ
tAC
tOH
D
OUT
m
+ 2
tOH
D
OUT
m
+ 3
tHZ
tHZ
DON’T CARE
UNDEFINED
Notes:
1. For this example, CL = 2.
PDF: 09005aef81ca5de4/Source: 09005aef81ca5e03
MT48H32M16LF_1.fm - Rev. H 6/07 EN
64
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2005 Micron Technology, Inc. All rights reserved.