欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q512A13GF840E 参数 Datasheet PDF下载

N25Q512A13GF840E图片预览
型号: N25Q512A13GF840E
PDF下载: 下载PDF文件 查看货源
内容描述: 美光的串行NOR闪存3V ,多个I / O, 4KB扇区擦除N25Q512A [Micron Serial NOR Flash Memory 3V, Multiple I/O, 4KB Sector Erase N25Q512A]
分类和应用: 闪存
文件页数/大小: 91 页 / 1214 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q512A13GF840E的Datasheet PDF文件第28页浏览型号N25Q512A13GF840E的Datasheet PDF文件第29页浏览型号N25Q512A13GF840E的Datasheet PDF文件第30页浏览型号N25Q512A13GF840E的Datasheet PDF文件第31页浏览型号N25Q512A13GF840E的Datasheet PDF文件第33页浏览型号N25Q512A13GF840E的Datasheet PDF文件第34页浏览型号N25Q512A13GF840E的Datasheet PDF文件第35页浏览型号N25Q512A13GF840E的Datasheet PDF文件第36页  
512Mb, Multiple I/O Serial Flash Memory
READ REGISTER and WRITE REGISTER Operations
Figure 9: READ REGISTER Command
Extended
C
LSB
DQ0
MSB
LSB
DQ1
High-Z
D
OUT
MSB
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
Command
0
7
8
9
10
11
12
13
14
15
Dual
C
0
3
4
5
6
7
LSB
DQ[1:0]
MSB
Command
D
OUT
MSB
D
OUT
D
OUT
D
OUT
LSB
D
OUT
Quad
C
0
1
2
3
LSB
DQ[3:0]
MSB
Command
D
OUT
MSB
LSB
D
OUT
D
OUT
Don’t Care
Notes:
1. Supports all READ REGISTER commands except READ LOCK REGISTER.
2. A READ NONVOLATILE CONFIGURATION REGISTER operation will output data starting
from the least significant byte.
READ NONVOLATILE CONFIGURATION REGISTER Command
To execute a READ NONVOLATILE CONFIGURATION REGISTER command, S# is driv-
en LOW. For extended SPI protocol, the command code is input on DQ0, and output on
DQ1. For dual SPI protocol, the command code is input on DQ[1:0], and output on
DQ[1:0]. For quad SPI protocol, the command code is input on DQ[3:0], and is output
on DQ[3:0]. The operation is terminated by driving S# HIGH at any time during data
output.
The nonvolatile configuration register can be read continuously. After all 16 bits of the
register have been read, a 0 is output. All reserved fields output a value of 1.
READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command
To execute a READ VOLATILE CONFIGURATION REGISTER command or a READ EN-
HANCED VOLATILE CONFIGURATION REGISTER command, S# is driven LOW. For ex-
tended SPI protocol, the command code is input on DQ0, and output on DQ1. For dual
SPI protocol, the command code is input on DQ[1:0], and output on DQ[1:0]. For quad
SPI protocol, the command code is input on DQ[3:0], and is output on DQ[3:0]. The op-
eration is terminated by driving S# HIGH at any time during data output.
When the register is read continuously, the same byte is output repeatedly.
PDF: 09005aef84752721
n25q_512mb_1ce_3V_65nm.pdf - Rev. O 05/13 EN
32
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.