512Mb, Multiple I/O Serial Flash Memory
READ MEMORY Operations
Figure 18: QUAD OUTPUT FAST READ Command
0
C
LSB
DQ0
MSB
DQ[2:1]
High-Z
Command
A[MAX]
D
OUT
D
OUT
D
OUT
A[MIN]
D
OUT
LSB
D
OUT
D
OUT
7
8
C
x
DQ3
‘1’
D
OUT
MSB
Dummy cycles
D
OUT
D
OUT
Notes:
1. C
x
= 7 + (A[MAX] + 1).
2. Shown here is the QUAD OUTPUT FAST READ timing for the extended SPI protocol. The
quad timing shown for the FAST READ command is the equivalent of the QUAD OUT-
PUT FAST READ timing for the quad SPI protocol.
Figure 19: QUAD INPUT/OUTPUT FAST READ Command
0
C
LSB
DQ0
MSB
DQ[2:1]
High-Z
D
OUT
D
OUT
D
OUT
Command
A[MIN]
D
OUT
LSB
D
OUT
D
OUT
7
8
C
x
DQ3
‘1’
A[MAX]
Dummy cycles
D
OUT
MSB
D
OUT
D
OUT
Notes:
1. C
x
= 7 + (A[MAX] + 1)/4.
2. Shown here is the QUAD INPUT/OUTPUT FAST READ timing for the extended SPI proto-
col. The quad timing shown for the FAST READ command is the equivalent of the QUAD
INPUT/OUTPUT FAST READ timing for the quad SPI protocol.
PDF: 09005aef84752721
n25q_512mb_1ce_3V_65nm.pdf - Rev. O 05/13 EN
49
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
