欢迎访问ic37.com |
会员登录 免费注册
发布采购

RC28F00AP30BF 参数 Datasheet PDF下载

RC28F00AP30BF图片预览
型号: RC28F00AP30BF
PDF下载: 下载PDF文件 查看货源
内容描述: 美光并行NOR闪存的嵌入式存储器( P30-65nm ) [Micron Parallel NOR Flash Embedded Memory (P30-65nm)]
分类和应用: 闪存存储
文件页数/大小: 92 页 / 1225 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号RC28F00AP30BF的Datasheet PDF文件第42页浏览型号RC28F00AP30BF的Datasheet PDF文件第43页浏览型号RC28F00AP30BF的Datasheet PDF文件第44页浏览型号RC28F00AP30BF的Datasheet PDF文件第45页浏览型号RC28F00AP30BF的Datasheet PDF文件第47页浏览型号RC28F00AP30BF的Datasheet PDF文件第48页浏览型号RC28F00AP30BF的Datasheet PDF文件第49页浏览型号RC28F00AP30BF的Datasheet PDF文件第50页  
512Mb, 1Gb, 2Gb: P30-65nm
One-Time Programmable Registers
Figure 13: OTP Register Map
0x109
128-bit OTP
Register 16
User Programmable
0x102
0x91
128-bit OTP
Register 1
User Programmable
0x8A
Lock Register 1
0x89
15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
0x88
128-bit OTP
Register 0
0x85
0x84
0x81
64-bit Segment
User Programmable
64-bit Segment
Factory Programed
Lock Register 0
0x80
15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
Program OTP Registers
To program an OTP register, a PROGRAM OTP REGISTER command is issued at the pa-
rameter’s base address plus the offset of the desired OTP register location. Next, the de-
sired OTP register data is written to the same OTP register address.
The device programs the 64-bit and 128-bit user-programmable OTP register data 16
bits at a time. Issuing the PROGRAM OTP REGISTER command outside of the OTP reg-
ister’s address space causes a program error (SR4 set). Attempting to program a locked
OTP register causes a program error (SR4 set) and a lock error (SR1 set).
Lock OTP Registers
Each OTP register can be locked by programming its respective lock bit in the lock regis-
ter. The corresponding bit in the lock register is programmed by issuing the PROGRAM
LOCK REGISTER command, followed by the desired lock register data. The physical ad-
dresses of the lock registers are 0x80 for register 0 and 0x89 for register 1; these address-
es are used when programming the lock registers.
Bit 0 of lock register 0 is programmed during the manufacturing process, locking the
lower-half segment of the first 128-bit OTP register. Bit 1 of lock register 0, which corre-
sponds to the upper-half segment of the first 128-bit OTP register, can be programmed
by the user . When programming bit 1 of lock register 0, all other bits need to be left as 1
such that the data programmed is 0xFFFD.
PDF: 09005aef845667b3
p30_65nm_MLC_512Mb-1gb_2gb.pdf - Rev. B 12/13 EN
46
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2013 Micron Technology, Inc. All rights reserved.