欢迎访问ic37.com |
会员登录 免费注册
发布采购

RC28F00AP30BF 参数 Datasheet PDF下载

RC28F00AP30BF图片预览
型号: RC28F00AP30BF
PDF下载: 下载PDF文件 查看货源
内容描述: 美光并行NOR闪存的嵌入式存储器( P30-65nm ) [Micron Parallel NOR Flash Embedded Memory (P30-65nm)]
分类和应用: 闪存存储
文件页数/大小: 92 页 / 1225 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号RC28F00AP30BF的Datasheet PDF文件第49页浏览型号RC28F00AP30BF的Datasheet PDF文件第50页浏览型号RC28F00AP30BF的Datasheet PDF文件第51页浏览型号RC28F00AP30BF的Datasheet PDF文件第52页浏览型号RC28F00AP30BF的Datasheet PDF文件第54页浏览型号RC28F00AP30BF的Datasheet PDF文件第55页浏览型号RC28F00AP30BF的Datasheet PDF文件第56页浏览型号RC28F00AP30BF的Datasheet PDF文件第57页  
512Mb, 1Gb, 2Gb: P30-65nm  
Common Flash Interface  
Table 23: Primary Vendor-Specific Extended Query (Continued)  
Hex Offset  
ASCII Value  
P = 10Ah  
Length  
Description  
Address Hex Code  
(DQ[7:0])  
(P+5)h  
(P+6)h  
(P+7)h  
(P+8)h  
4
Optional feature and command support (1 = yes;  
0 = no)  
Bits 11 - 29 are reserved; undefined bits are 0  
If bit 31 = 1, then another 31-bit field of optional  
features follows at the end of the bit 30 field.  
10F:  
110:  
111:  
112:  
- -E6  
- -01  
- -00  
See Note 1  
Bit 0: Chip erase supported.  
bit 0 = 0  
No  
Yes  
Yes  
No  
No  
Yes  
Yes  
Yes  
Yes  
No  
No  
Yes  
Bit 1: Suspend erase supported.  
bit 1 = 1  
bit 2 = 1  
bit 3 = 0  
bit 4 = 0  
bit 5 = 1  
bit 6 = 1  
bit 7 = 1  
bit 8 = 1  
bit 9 = 0  
Bit 2: Suspend program supported.  
Bit 3: Legacy lock/unlock supported.  
Bit 4: Queued erase supported.  
Bit 5: Instant individual block locking supported.  
Bit 6: OTP bits supported.  
Bit 7: Page mode read supported.  
Bit 8: Synchronous read supported.  
Bit 9: Simultaneous operations supported.  
Bit 10: Extended Flash array block supported.  
bit 10 = 0  
bit 11 = 0  
Bit 11: Permanent block locking of up to full  
main array supported.  
Bit 12: Permanent block locking of up to partial  
main array supported.  
bit 12 = 0  
No  
Bit 30: CFI links to follow:  
bit 30  
bit 31  
See Note 1  
Bit 31: Another optional features field to follow.  
(P+9)h  
1
2
Supported functions after SUSPEND: READ AR-  
RAY, STATUS, QUERY. Other supported options in-  
clude:  
113:  
- -01  
Bits 1 - 7: Reserved; undefined bits are 0.  
Bit 0: Program supported after ERASE SUSPEND.  
bit 0 = 1  
Yes  
(P+A)h  
(P+B)h  
Block Status Register mask:  
Bits 2 - 15 are reserved; undefined bits are 0.  
114:  
115:  
- -03  
- -00  
Bit 0: Block lock-bit status register active.  
Bit 1: Block lock-down bit status active.  
Bit 4: EFA block lock-bit status register active.  
Bit 5: EFA block lock-bit status active.  
bit 0 = 1  
bit 1 = 1  
bit 4 = 0  
bit 5 = 0  
Yes  
Yes  
No  
No  
1.8V  
(P+C)h  
1
VCC logic supply highest performance program/  
erase voltage.  
116:  
- -18  
bits 0 - 3 BCD 100 mV  
bits 4 - 7 hex value in volts  
PDF: 09005aef845667b3  
p30_65nm_MLC_512Mb-1gb_2gb.pdf - Rev. B 12/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
53  
© 2013 Micron Technology, Inc. All rights reserved.