MT9126
Preliminary Information
MCLK (C4i)
F0i
C2o
EN1 (output)
F0od/ENB2
PCMi/o1
PCMi/o2
ADPCMi/o
(32/24 kb/s)
bit 4 = x at 24 kbit/s
ADPCMi/o
(16 kb/s)
AA
A
AA
A
AA
A
AA
A
AA
A
AA
A
AA
A
A
A
A
AA
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
A
AA
A
A
A
AA
A
A
A
A
A
AA
A
A
A
AAA
A
A
A
A
A
A
A
A
AAA
A
A
A
A
AAA
AAA
A
A
A
A
AA
A
A
AAA
A
A
A
A
AAA
A
A
A
A
A
A
AAA
A
A
AAA
A
A
A
A
AAA
A
A
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
SSS 12 11 10 9 8 7 6 5 4 3 2 1 0
A
SSS 12 11 10 9 8 7 6 5 4 3 2 1 0
A
A
A
AA
A
A
A
A
AA
A
A
A AAAAAAAAAAAAAAAA A
AA
AAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
A
AAA
AA
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
A
AA
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
B1
B2
AA
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
A
A
AA
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
SSS 12 11 10 9 8 7 6 5 4 3 2 1 0
A
SSS 12 11 10 9 8 7 6 5 4 3 2 1 0
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A AAAAAAAAAAAAAAAAAAAA
A
AAAA
AA AAAAAAAAAAAAAAAAAAAA
A
A
A
A
AAAA
AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
A
A
AAAA
AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
B3
B4
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
A
AAAA
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
A
A
AA
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
AA
A
A
A
A
A
AA
A
1234 1234 1234 1234
A
A
AA
A
A
A
A
AA
A
A
A
A
AAAA
AA AAAAAAAAAAAAAAAAAAA
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
A
AA AAAAAAAAAAAAAAAAAAA
A
AAAAAAAAAAAAAAAAAAAAAAA
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
AAAA
AA
A
B1 B2 B3 B4
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
AAAA
AA AAAAAAAAAAAAAAAAAAA
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
AAAA
AA AAAAAAAAAAAAAAAAAAA
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
AA
A
A
A
AA
A
A
A
AA
A
A
A
AA
A
A
A
AA
A
A
A
A
AA
A
A
AA
A
A
12 12 12 12 12 12 12 12
A
AA AAAAAAAAAAAAAAAAAA
A
A
A
AAAA
AA AAAAAAAAAAAAAAAAAA
A
A
A
AA AAAAAAAAAAAAAAAAAA
B B B B B B B B
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
AAAA
A
A
AA AAAAAAAAAAAAAAAAAA
AAAA
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
AA AAAAAAAAAAAAAAAAAA
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
AAAA
A
A
AA
AAAA
A
1 2 3 4 1 2 3 4
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
AA
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
A
A
A
AA
A
AA
A
AA
A
AA
A
A
A
AA
A
SEL = 0
AA
SEL = 1
A
SEL operated for
AA
A
AA
A
AA
16kb/s only
A
A
AAAAAAAAAAAA
AAAAAAAAAAAA
outputs = High impedance
AAAAAAAAAAAA
AAAAAAAAAAAA
inputs = don’t care
AAAAAAAAAAAA
X = undetermined logic level output; don’t care input
Outputs high impedance outside of channel boundaries
Two frame delay from data input to data output
Note: D &C channels not supported in this mode.
Figure 8 - ST-BUS 16-bit Linear PCM Relative Timing
8-44