欢迎访问ic37.com |
会员登录 免费注册
发布采购

V436516Z04VATG-10PC 参数 Datasheet PDF下载

V436516Z04VATG-10PC图片预览
型号: V436516Z04VATG-10PC
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3伏16M ×64的高性能PC100 UNBUFFERED SODIMM [3.3 VOLT 16M x 64 HIGH PERFORMANCE PC100 UNBUFFERED SODIMM]
分类和应用: 内存集成电路动态存储器PC时钟
文件页数/大小: 11 页 / 74 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V436516Z04VATG-10PC的Datasheet PDF文件第1页浏览型号V436516Z04VATG-10PC的Datasheet PDF文件第2页浏览型号V436516Z04VATG-10PC的Datasheet PDF文件第3页浏览型号V436516Z04VATG-10PC的Datasheet PDF文件第5页浏览型号V436516Z04VATG-10PC的Datasheet PDF文件第6页浏览型号V436516Z04VATG-10PC的Datasheet PDF文件第7页浏览型号V436516Z04VATG-10PC的Datasheet PDF文件第8页浏览型号V436516Z04VATG-10PC的Datasheet PDF文件第9页  
MOSEL VITELIC
Serial Presence Detect Information
A serial presence detect storage device –
2
PROM – is assembled onto the module. Informa-
E
tion about the module configuration, speed, etc. is
V436516Z04VATG-10PC
written into the E
2
PROM device during module pro-
duction using a serial presence detect protocol (I
2
C
synchronous 2-wire bus)
SPD-Table for -10 PC modules:
Hex Value
Byte
Number
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Function Described
Number of SPD bytes
Total bytes in Serial PD
Memory Type
Number of Row Addresses (without BS bits)
Number of Column Addresses (for x8 SDRAM)
Number of DIMM Banks
Module Data Width
Module Data Width (continued)
Module Interface Levels
SDRAM Cycle Time at CL=3
SDRAM Access Time from Clock at CL=3
Dimm Config (Error Det/Corr.)
Refresh Rate/Type
SDRAM width, Primary
Error Checking SDRAM Data Width
Minimum Clock Delay from Back to Back
Random Column Address
Burst Length Supported
Number of SDRAM Banks
Supported CAS Latencies
CS Latencies
WE Latencies
SDRAM DIMM Module Attributes
SDRAM Device Attributes: General
Minimum Clock Cycle Time at CAS Latency = 2
Maximum Data Access Time from Clock for CL = 2
Minimum Clock Cycle Time at CL = 1
Maximum Data Access Time from Clock at CL = 1
Minimum Row Precharge Time t
RP
Minimum Row Active to Row Active Delay t
RRD
Minimum RAS to CAS Delay t
RCD
SPD Entry Value
128
256
SDRAM
12
10
1
64
0
LVTTL
10.0 ns
6.0 ns
none
Self-Refresh, 15.6
µ
s
x8
n/a / x8
t
ccd
= 1 CLK
1, 2, 4, 8, full page
4
CL = 2 & 3
CS Latency = 0
WL = 0
Non Buffered/Non Reg.
Vcc tol ± 10%
10.0 ns
6.0 ns
Not Supported
Not Supported
20 ns
16 ns
20 ns
100 MHz
-10PC
80
08
04
0C
0A
01
40
00
01
A0
60
00
80
08
00
01
16
17
18
19
20
21
22
23
24
25
26
27
28
29
8F
04
06
01
01
00
0E
A0
60
00
00
14
10
14
V436516Z04VATG-10PC Rev. 1.2 May 2001
4