欢迎访问ic37.com |
会员登录 免费注册
发布采购

COP8AME9EMW8 参数 Datasheet PDF下载

COP8AME9EMW8图片预览
型号: COP8AME9EMW8
PDF下载: 下载PDF文件 查看货源
内容描述: 8位CMOS闪存微控制器,具有8K内存,双通道运算放大器,虚拟EEROM ,温度传感器, 10位A / D和掉电复位 [8-Bit CMOS Flash Microcontroller with 8k Memory, Dual Op Amps, Virtual EEROM, Temperature Sensor,10-Bit A/D and Brownout Reset]
分类和应用: 闪存传感器温度传感器微控制器和处理器外围集成电路运算放大器光电二极管时钟
文件页数/大小: 83 页 / 908 K
品牌: NSC [ NATIONAL SEMICONDUCTOR ]
 浏览型号COP8AME9EMW8的Datasheet PDF文件第31页浏览型号COP8AME9EMW8的Datasheet PDF文件第32页浏览型号COP8AME9EMW8的Datasheet PDF文件第33页浏览型号COP8AME9EMW8的Datasheet PDF文件第34页浏览型号COP8AME9EMW8的Datasheet PDF文件第36页浏览型号COP8AME9EMW8的Datasheet PDF文件第37页浏览型号COP8AME9EMW8的Datasheet PDF文件第38页浏览型号COP8AME9EMW8的Datasheet PDF文件第39页  
COP8AME9
12.0 Timers
(Continued)
12.4 TIMER T2 OPERATION IN IDLE MODE
Timer T2 has a special mode that allows it to be operated in
IDLE mode. To use this mode, T2 must be configured as a
high speed timer, by setting T2HS = 1, and, also, configured
to run in the IDLE mode by setting the T2IDLE bit to 1 in the
HSTCR register.
shows the modes of operation
allowed for T2 during the IDLE mode. All the T2 modes are
allowed except the following:
Using the instruction cycle clock (t
c
)
PWM: TxA Toggle
T2 should not be left in this special mode when entering
HALT. The T2IDLE bit must be reset to 0 before entering the
HALT mode to ensure that T2 remains in the same state
when exiting HALT as it was prior to entering HALT.
TABLE 16. Timer T2 Mode Control Bits in IDLE Mode
Mode
TxC3
1
1
1
0
2
0
0
TxC2
0
0
0
0
1
TxC1
1
0
0
1
0
Description
Not Allowed
PWM: No TxA
Toggle
External Event
Counter
External Event
Counter
Captures:
TxA Pos. Edge
TxB Pos. Edge
1
1
0
Captures:
TxA Pos. Edge
3
TxB Neg. Edge
0
1
1
Captures:
TxA Neg. Edge
TxB Pos. Edge
1
1
1
Captures:
TxA Neg. Edge
TxB Neg. Edge
12.4.1 Timer T2 Clocking Scheme
shows the relationship between the T2 clock, the
Processor clock, and the T0 clock. Note that the T2 clock is
always equal to the processor clock frequency when en-
abled.
TABLE 17. Timer T2 Clocking Scheme
Device Clock Mode
High Speed
Dual Clock
Low Speed
Idle Mode
0
1
0
1
0
1
T0 Clock
HS Clock
HS Clock
LS Clock
LS Clock
LS Clock
LS Clock
Procesor
Clock
HS Clock
Off
HS Clock
Off
LS Clock
Off
T2 Clock if
T2IDLE = 1
HS Clock
HS Clock
HS Clock
HS Clock
LS Clock
LS Clock
T2 Clock if
T2IDLE = 0
HS Clock
Off
HS Clock
Off
LS Clock
Off
Autoreload RA
Timer Underflow
Timer Underflow
Pos. TxA Edge
or Timer
Underflow
Pos. TxA
Edge or Timer
Underflow
Neg. TxA
Edge or Timer
Underflow
Neg. TxA
Edge or Timer
Underflow
Neg. TxB
Edge
MCLK
Pos. TxB
Edge
MCLK
Pos.TxB
Edge
MCLK
Autoreload RB
Pos. TxB Edge
Pos. TxB Edge
Pos. TxB Edge
MCLK
TxA Pos.
Edge
TxA Neg.
Edge
MCLK
Interrupt A
Source
Interrupt B
Source
Timer
Counts On
35
www.national.com