欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P16-VMF6TG 参数 Datasheet PDF下载

M25P16-VMF6TG图片预览
型号: M25P16-VMF6TG
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位串行闪存, 75 MHz的SPI总线接口 [16 Mbit, serial Flash memory, 75 MHz SPI bus interface]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 55 页 / 1057 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25P16-VMF6TG的Datasheet PDF文件第28页浏览型号M25P16-VMF6TG的Datasheet PDF文件第29页浏览型号M25P16-VMF6TG的Datasheet PDF文件第30页浏览型号M25P16-VMF6TG的Datasheet PDF文件第31页浏览型号M25P16-VMF6TG的Datasheet PDF文件第33页浏览型号M25P16-VMF6TG的Datasheet PDF文件第34页浏览型号M25P16-VMF6TG的Datasheet PDF文件第35页浏览型号M25P16-VMF6TG的Datasheet PDF文件第36页  
Instructions
M25P16
6.11
Deep Power-down (DP)
Executing the Deep Power-down (DP) instruction is the only way to put the device in the
lowest consumption mode (the Deep Power-down mode). It can also be used as a software
protection mechanism, while the device is not in active use, as in this mode, the device
ignores all Write, Program and Erase instructions.
Driving Chip Select (S) High deselects the device, and puts the device in the Standby mode
(if there is no internal cycle currently in progress). But this mode is not the Deep Power-
down mode. The Deep Power-down mode can only be entered by executing the Deep
Power-down (DP) instruction, subsequently reducing the standby current (from I
CC1
to I
CC2
,
as specified in
To take the device out of Deep Power-down mode, the Release from Deep Power-down and
Read Electronic Signature (RES) instruction must be issued. No other instruction must be
issued while the device is in Deep Power-down mode.
The Release from Deep Power-down and Read Electronic Signature (RES) instruction also
allows the electronic signature of the device to be output on Serial Data output (Q).
The Deep Power-down mode automatically stops at power-down, and the device always
powers up in the Standby mode.
The Deep Power-down (DP) instruction is entered by driving Chip Select (S) Low, followed
by the instruction code on Serial Data input (D). Chip Select (S) must be driven Low for the
entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the instruction code has been
latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as
Chip Select (S) is driven High, it requires a delay of t
DP
before the supply current is reduced
to I
CC2
and the Deep Power-down mode is entered.
Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 18. Deep Power-down (DP) instruction sequence
S
0
C
Instruction
D
1
2
3
4
5
6
7
t
DP
Standby mode
Deep Power-down mode
AI03753D
32/55