欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P16-VMF6TP 参数 Datasheet PDF下载

M25P16-VMF6TP图片预览
型号: M25P16-VMF6TP
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位串行闪存, 75 MHz的SPI总线接口 [16 Mbit, serial Flash memory, 75 MHz SPI bus interface]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 55 页 / 1057 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25P16-VMF6TP的Datasheet PDF文件第18页浏览型号M25P16-VMF6TP的Datasheet PDF文件第19页浏览型号M25P16-VMF6TP的Datasheet PDF文件第20页浏览型号M25P16-VMF6TP的Datasheet PDF文件第21页浏览型号M25P16-VMF6TP的Datasheet PDF文件第23页浏览型号M25P16-VMF6TP的Datasheet PDF文件第24页浏览型号M25P16-VMF6TP的Datasheet PDF文件第25页浏览型号M25P16-VMF6TP的Datasheet PDF文件第26页  
Instructions
M25P16
6.4
Read Status Register (RDSR)
The Read Status Register (RDSR) instruction allows the Status Register to be read. The
Status Register may be read at any time, even while a Program, Erase or Write Status
Register cycle is in progress. When one of these cycles is in progress, it is recommended to
check the Write In Progress (WIP) bit before sending a new instruction to the device. It is
also possible to read the Status Register continuously, as shown in
Table 6.
b7
SRWD
0
0
BP2
BP1
BP0
WEL
Status Register format
b0
WIP
Status Register Write Protect
Block Protect bits
Write Enable Latch bit
Write In Progress bit
The status and control bits of the Status Register are as follows:
6.4.1
WIP bit
The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status
Register, Program or Erase cycle. When set to ‘1’, such a cycle is in progress, when reset to
‘0’ no such cycle is in progress.
6.4.2
WEL bit
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.
When set to ‘1’ the internal Write Enable Latch is set, when set to ‘0’ the internal Write
Enable Latch is reset and no Write Status Register, Program or Erase instruction is
accepted.
6.4.3
BP2, BP1, BP0 bits
The Block Protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to
be software protected against Program and Erase instructions. These bits are written with
the Write Status Register (WRSR) instruction. When one or more of the Block Protect (BP2,
BP1, BP0) bits is set to ‘1’, the relevant memory area (as defined in
becomes
protected against Page Program (PP) and Sector Erase (SE) instructions. The Block Protect
(BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not
been set. The Bulk Erase (BE) instruction is executed if, and only if, all Block Protect (BP2,
BP1, BP0) bits are 0.
22/55