欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PE40 参数 Datasheet PDF下载

M25PE40图片预览
型号: M25PE40
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位,页擦除串行闪存与字节变性, 75兆赫的SPI总线,标准引脚 [4 Mbit, page-erasable serial Flash memory with byte alterability, 75 MHz SPI bus, standard pinout]
分类和应用: 闪存
文件页数/大小: 62 页 / 1298 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PE40的Datasheet PDF文件第47页浏览型号M25PE40的Datasheet PDF文件第48页浏览型号M25PE40的Datasheet PDF文件第49页浏览型号M25PE40的Datasheet PDF文件第50页浏览型号M25PE40的Datasheet PDF文件第52页浏览型号M25PE40的Datasheet PDF文件第53页浏览型号M25PE40的Datasheet PDF文件第54页浏览型号M25PE40的Datasheet PDF文件第55页  
M25PE40
Table 22.
DC and AC parameters
AC characteristics (75 MHz operation, T9HX (0.11µm) process
(1)
)
(2)(3)(4)
Test conditions specified in
and
Symbol
f
C
f
R
t
CH(5)
t
CL(5)
t
SLCH
t
CHSL
t
DVCH
t
CHDX
t
CHSH
t
SHCH
t
SHSL
t
SHQZ(6)
t
CLQV
t
CLQX
t
WHSL(7)
t
SHWL(7)
t
DP(6)
t
RDP(6)
t
W
t
PW(8)
t
PP(8)
t
PE
t
SE
t
SSE
t
BE
Alt.
f
C
Parameter
Clock frequency for the following instructions:
FAST_READ, RDLR, PW, PP, WRLR, PE, SE,
SSE, DP, RDP, WREN, WRDI, RDSR, WRSR
Clock frequency for READ instructions
Min.
D.C.
D.C.
6
6
0.1
5
5
2
5
5
5
100
Typ.
Max.
75
33
Unit
MHz
MHz
ns
ns
V/ns
ns
ns
ns
ns
ns
ns
ns
t
CLH
t
CLL
t
CSS
t
DSU
t
DH
Clock High time
Clock Low time
Clock Slew Rate (peak to peak)
S Active Setup time (relative to C)
S Not Active Hold time (relative to C)
Data In Setup time
Data In Hold time
S Active Hold time (relative to C)
S Not Active Setup time (relative to C)
t
CSH
t
DIS
t
V
t
HO
S Deselect time
Output Disable time
Clock Low to Output Valid
Output Hold time
Write Protect Setup time
Write Protect Hold time
S to Deep Power-down
S High to Standby mode
Write Status Register cycle time
Page Write cycle time (256 bytes)
Page Program cycle time (256 bytes)
Page Program cycle time (n bytes)
Page Erase cycle time
Sector Erase cycle time
Subsector Erase cycle time
Bulk Erase cycle time
8
8/6
0
20
100
3
30
3
11
0.8
int(n/8) ×
0.025
(9)
10
1.5
80
8
3
20
5
150
10
15
23
ns
ns
ns
ns
ns
µs
µs
ms
ms
ms
ms
s
ms
s
1. See
2. Details of how to find the technology process in the marking are given in AN1995, see also
3. Delivery of parts operating with a maximum clock rate of 75 MHz starts from week 8 of 2008.
4. Preliminary data.
5. t
CH
+ t
CL
must be greater than or equal to 1/ f
C
.
6. Value guaranteed by characterization, not 100% tested in production.
7. Only applicable as a constraint for a WRSR instruction when SRWD is set to ‘1’.
51/62