M29W320DT, M29W320DB
Bus operations
3
Bus operations
There are five standard bus operations that control the device. These are Bus Read, Bus
Write, Output Disable, Standby and Automatic Standby. See
and
Bus
operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write
Enable are ignored by the memory and do not affect bus operations.
3.1
Bus Read
Bus Read operations read from the memory cells, or specific registers in the Command
Interface. A valid Bus Read operation involves setting the desired address on the Address
Inputs, applying a Low signal, V
IL
, to Chip Enable and Output Enable and keeping Write
Enable High, V
IH
. The Data Inputs/Outputs will output the value, see
and
for details of when the output
becomes valid.
3.2
Bus Write
Bus Write operations write to the Command Interface. A valid Bus Write operation begins by
setting the desired address on the Address Inputs. The Address Inputs are latched by the
Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs
last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of
Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High, V
IH
,
during the whole Bus Write operation. See
and
Write AC waveforms,
and
and
Write AC Characteristics, for details of the timing requirements.
3.3
Output Disable
The Data Inputs/Outputs are in the high impedance state when Output Enable is High, V
IH
.
3.4
Standby
When Chip Enable is High, V
IH
, the memory enters Standby mode and the Data
Inputs/Outputs pins are placed in the high-impedance state. To reduce the Supply Current to
the Standby Supply Current, I
CC2
, Chip Enable should be held within V
CC
± 0.2V. For the
Standby current level see
During program or erase operations the memory will continue to use the Program/Erase
Supply Current, I
CC3
, for Program or Erase operations until the operation completes.
3.5
Automatic Standby
If CMOS levels (V
CC
± 0.2V) are used to drive the bus and the bus is inactive for 300ns or
more the memory enters Automatic Standby where the internal Supply Current is reduced to
the Standby Supply Current, I
CC2
. The Data Inputs/Outputs will still output data if a Bus
Read operation is in progress.
15/56
NUMONYX [ NUMONYX B.V ]
