欢迎访问ic37.com |
会员登录 免费注册
发布采购

M29W640GH70NB6E 参数 Datasheet PDF下载

M29W640GH70NB6E图片预览
型号: M29W640GH70NB6E
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位(8MB X8或X16 4Mb的,页) 3V供应闪存 [64 Mbit (8Mb x8 or 4Mb x16, Page) 3V supply Flash memory]
分类和应用: 闪存存储内存集成电路光电二极管
文件页数/大小: 90 页 / 1676 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M29W640GH70NB6E的Datasheet PDF文件第25页浏览型号M29W640GH70NB6E的Datasheet PDF文件第26页浏览型号M29W640GH70NB6E的Datasheet PDF文件第27页浏览型号M29W640GH70NB6E的Datasheet PDF文件第28页浏览型号M29W640GH70NB6E的Datasheet PDF文件第30页浏览型号M29W640GH70NB6E的Datasheet PDF文件第31页浏览型号M29W640GH70NB6E的Datasheet PDF文件第32页浏览型号M29W640GH70NB6E的Datasheet PDF文件第33页  
M29W640GH, M29W640GL, M29W640GT, M29W640GB
Command Interface
4.2.3
Octuple Byte Program command
This is used to write eight adjacent bytes, in x8 mode, simultaneously. The addresses of the
eight bytes must differ only in A1, A0 and DQ15A-1.
12V must be applied to the V
PP
/Write Protect pin, V
PP
/WP, prior to issuing an Octuple Byte
Program command. Care must be taken because applying a 12V voltage to the V
PP
/WP pin
will temporarily unprotect any protected block.
Nine bus write cycles are necessary to issue the command:
1.
2.
3.
4.
5.
6.
7.
8.
9.
The first bus cycle sets up the command.
The second bus cycle latches the Address and the Data of the first byte to be written.
The third bus cycle latches the Address and the Data of the second byte to be written.
The fourth bus cycle latches the Address and the Data of the third byte to be written.
The fifth bus cycle latches the Address and the Data of the fourth byte to be written.
The sixth bus cycle latches the Address and the Data of the fifth byte to be written.
The seventh bus cycle latches the Address and the Data of the sixth byte to be written.
The eighth bus cycle latches the Address and the Data of the seventh byte to be
written.
The ninth bus cycle latches the Address and the Data of the eighth byte to be written
and starts the Program/Erase Controller.
4.2.4
Double Word Program command
The Double Word Program command is used to write a page of two adjacent words in
parallel. The two words must differ only for the address A0.
Three bus write cycles are necessary to issue the Double Word Program command.
The first bus cycle sets up the Double Word Program Command.
The second bus cycle latches the Address and the Data of the first word to be written.
The third bus cycle latches the Address and the Data of the second word to be written
and starts the Program/Erase Controller.
After the program operation has completed the memory will return to the Read mode, unless
an error has occurred. When an error occurs Bus Read operations will continue to output
the Status Register. A Read/Reset command must be issued to reset the error condition and
return to Read mode.
Note that the Fast Program commands cannot change a bit set at ’0’ back to ’1’. One of the
Erase Commands must be used to set all the bits in a block or in the whole memory from ’0’
to ’1’.
Typical Program times are given in
Note:
It is not necessary to raise V
PP
/WP to 12V before issuing this command.
29/90