M45PE10-VMN6TP 参数 Datasheet PDF下载

Signal descriptions

M45PE10

2

2.1

Signal descriptions

Serial Data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the

falling edge of Serial Clock (C).

2.2

Serial Data input (D)

This input signal is used to transfer data serially into the device. It receives instructions,

addresses, and the data to be programmed. Values are latched on the rising edge of Serial

Clock (C).

2.3

Serial Clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data

present at serial data input (D) are latched on the rising edge of Serial Clock (C). Data on

serial data output (Q) changes after the falling edge of Serial Clock (C).

2.4

Chip Select (S)

When this input signal is High, the device is deselected and serial data output (Q) is at high

impedance. Unless an internal read, program, erase or write cycle is in progress, the device

will be in the standby power mode (this is not the deep power-down mode). Driving Chip

Select (S) Low selects the device, placing it in the active power mode.

After power-up, a falling edge on Chip Select (S) is required prior to the start of any

instruction.

2.5

Reset (Reset)

The Reset (Reset) input provides a hardware reset for the memory. In this mode, the outputs

are high impedance.

When Reset (Reset) is driven High, the memory is in the normal operating mode. When

Reset (Reset) is driven Low, the memory will enter the reset mode, provided that no internal

operation is currently in progress. Driving Reset (Reset) Low while an internal operation is in

progress has no effect on that internal operation (a write cycle, program cycle, or erase

cycle).

2.6

Write Protect (W)

This input signal puts the device in the hardware protected mode, when write protect (W) is

connected to V

SS

, causing the first 256 pages of memory to become read-only by protecting

them from write, program and erase operations. When write protect (W) is connected to

V

CC

, the first 256 pages of memory behave like the other pages of memory.

8/47