Command interface
M58LT128HST, M58LT128HSB
4.1
Read Array command
The Read Array command returns the addressed bank to Read Array mode.
One Bus Write cycle is required to issue the Read Array command. Once a bank is in Read
Array mode, subsequent read operations outputs the data from the memory array.
A Read Array command can be issued to any banks while programming or erasing in
another bank. If the Read Array command is issued to a bank currently executing a program
or erase operation, the bank returns to Read Array mode, but the Program or Erase
operation continues. However, the data output from the bank is not guaranteed until the
Program or Erase operation is finished. The Read modes of other banks are not affected.
4.2
Read Status Register command
The device contains a Status Register that is used to monitor program or erase operations.
The Read Status Register command is used to read the contents of the Status Register for
the addressed bank.
One Bus Write cycle is required to issue the Read Status Register command. Once a bank
is in Read Status Register mode, subsequent Read operations output the contents of the
Status Register.
The Status Register data is latched on the falling edge of the Chip Enable or Output Enable
signals. Either Chip Enable or Output Enable must be toggled to update the Status Register
data
The Read Status Register command can be issued at any time, even during Program or
Erase operations. The Read Status Register command only changes the Read mode of the
addressed bank. The Read modes of other banks are not affected. Only Asynchronous
Read and Single Synchronous Read operations should be used to read the Status Register.
A Read Array command is required to return the bank to Read Array mode.
See Table 9 for the description of the Status Register Bits.
18/110
NUMONYX [ NUMONYX B.V ]
