PEDL60841-01
OKI Semiconductor
ML60841
Symbol
32/16SEL
A12:A1
CS
RD/WR
RD
INTR
(*)
WAIT
RESET
DREQ0
(*)
DACK0
(*)
Pin
Count
1
12
1
1
1
1
1
1
1
1
I/O
I
I
I
I
I
O
O
I
O
I
Description
Input pin for selecting 32-bit/16-bit data bus width. With an internal 50 kΩ pull-up
resistor.
“L”: 16-bit, “H”: 32-bit
Input pins for address from microcontroller. (For accessing an internal 4 KB RAM
and an internal register)
Input pin for chip select signal from microcontroller.
Input pin for RD/WR signal from microcontroller.
Input pin for
RD
signal from microcontroller.
Output pin for interrupt request to microcontroller.
Output pin for wait request to microcontroller.
Set the microcomputer so that this signal is sampled on the falling edge of the
“BUS_CLK” signal.
Reset input pin.
Output pin for DMA request to microcontroller (used when HOST and Device are
operating).
Input pin used to indicate that DMA cycling is in progress (used when HOST and
Device are operating). When not used, tie the input level of this pin to the
inactive level.
Input pin used to indicate that DMA has received the “DREQ0 signal” (used when
HOST and Device are operating). When connecting to a microcontroller without
the “DRAK” pin, connect to the “DACK” pin. When not used, tie the input level of
this pin to the inactive level.
Output pin for DMA request to microcontroller (used when Device is operating).
Input pin used to indicate that DMA cycling is in progress (used when Device is
operating). When not used, tie the input level of this pin to the inactive level.
Input pin used to indicate that DMA has received the “DREQ0 signal” (used when
Device is operating).
When connecting to a microcontroller having no “DRAK” pin, connect to the
“DACK” pin. When not used, tie the input level of this pin to the inactive level.
Input pin for bus start (BS) signal from microcontroller.
External USB transceiver input/output selector output pin.
“L”: transmit mode (ML60841 to USB), “H”: receive mode (USB to ML60841)
Pins for output to an external USB transceiver. The ML60841 outputs the status
shown in the following Result column in combinations of 3 signal lines, as shown
below.
MODE VPO
VMO/FSEO
Result
0
0
0
Logic “0”
0
0
1
SE0#
0
1
0
Logic “1”
0
1
1
SE0#
1
0
0
SE0#
1
0
1
Logic “0”
1
1
0
Logic “1”
1
1
1
Illegal code
Input pin for receive data from an external USB transceiver. When not used, tie
the input level of this pin to “H” or “L”.
DRAK0
(*)
DREQ1
(*)
DACK1
(*)
DRAK1
(*)
BS
OE
(**)
1
1
1
I
O
I
1
1
1
I
I
O
MODE (**),
VPO (**),
VMO/FSEO
(**)
3
O
RCV (**)
1
I
(*) Active level can be changed by setting register.
(**) Signal lines for connecting the host/device common USB ports to an external USB transceiver.
9/74