欢迎访问ic37.com |
会员登录 免费注册
发布采购

PL560-48QCLR 参数 Datasheet PDF下载

PL560-48QCLR图片预览
型号: PL560-48QCLR
PDF下载: 下载PDF文件 查看货源
内容描述: 模拟倍频器 [Analog Frequency Multiplier]
分类和应用: 倍频器
文件页数/大小: 15 页 / 887 K
品牌: PLL [ PHASELINK CORPORATION ]
 浏览型号PL560-48QCLR的Datasheet PDF文件第1页浏览型号PL560-48QCLR的Datasheet PDF文件第2页浏览型号PL560-48QCLR的Datasheet PDF文件第3页浏览型号PL560-48QCLR的Datasheet PDF文件第4页浏览型号PL560-48QCLR的Datasheet PDF文件第6页浏览型号PL560-48QCLR的Datasheet PDF文件第7页浏览型号PL560-48QCLR的Datasheet PDF文件第8页浏览型号PL560-48QCLR的Datasheet PDF文件第9页  
Analog Frequency Multiplier
PL560-xx VCXO Family
VOLTAGE CONTROL SPECIFICATION
PARAMETERS
VCXO Stabilization Time
VCXO Tuning Range
CLK Output Pullability
Linearity
VCON Input Impedance
VCON Modulation BW
SYMBOL
T
VCXOSTB
CONDITIONS
From power valid
XTAL C
0
/C
1
<300
VCON= 1.65V
±
1.65V
XTAL C
0
/C
1
<300
MIN.
TYP.
MAX.
10
UNITS
ms
ppm
200
±100
±120
ppm
5
130
0V < VCON < 3.3V, -3dB
25
10
%
kΩ
kHz
EXTERNAL COMPONENT VALUES
INDUCTOR VALUE OPTIMIZATION
The required inductor value(s) for the best performance depends on the operating frequency, and the board
layout specifications. The listed values in this datasheet are based on the calculated parasitic values from
PhaseLink’s evaluation board design. These inductor values provide the user with a starting point to determine
the optimum inductor values. Additional fine-tuning may be required to determine the optimal solution.
To assist with the inductor value optimization, PhaseLink has developed the “AFM Tuning Assistant” software.
You can download this software from PhaseLink’s web site (www.phaselink.com). The software consists of two
worksheets. The first worksheet (named L2) is used to fine-tune the ‘L2’ inductor value, and the second
worksheet (named L4) is used for fine tuning of the ‘L4’ (used in 4x AFMs only) inductor value.
For those designs using PhaseLink’s recommended board layout, you can use the “AFM Tuning Assistant” to
determine the optimum values for the required inductors. This software is developed based on the parasitic
information from PhaseLink’s board layout and can be used to determine the required inductor and parallel
capacitor (see LWB1 and Cstray parameters) values. For those employing a different board layout in their
design, we recommend to use the parasitic information of their board layout to calculate the optimized inductor
values. Please use the following fine tuning procedure:
47745 Fremont Blvd., Fremont, CA 94538 TEL (510) 492-0990, FAX (510) 492-0991
Rev.:02-09-07 Page 5