PLL702-01
Clock Generator for PowerPC Based Applications
PIN DESCRIPTIONS
Name
CPUDRV_SEL
Number
1
Type
I
Description
CPU drive strength selector pin. The CPU drive strength can be set to 67% of
nominal strength with CPUDRV_SEL = 0. When CPUDRV_SEL = 1, the CPU
drive strength will be 100% of the nominal strength. Internal pull-up of 60kΩ.
0=connect to GND, 1=leave open.
Crystal input to be connected to a 14.31818MHz fundamental crystal (CL =
20pF, parallel resonant mode). Load capacitors have been integrated on the
chip. No external Load capacitor is required.
Bi-directional pin. Upon power-on, the value of ASIC2_OE is latched in and
used to enable / disable the ASIC2A and ASIC2B outputs (outputs are
enabled if ASIC2_OE=1, otherwise, outputs are in tri-state). Internal pull-up of
120 kΩ. After the input has been latched-in, the pin serves as Crystal
connection.
3.3V power supply and GND.
CPU, PCI, ASIC1 and ASIC2 outputs have separate power supply pins (VDD
and GND). VDD_CPU, VDD_ASIC1 and VDD_ASIC2 can accept 3.3V and/or
2.5V power supply. Other VDD pins are to be supplied 3.3V
Bi-directional pin. Upon power-on, the value of PCI_SEL is latched in and
used to select the PCI clock output (see frequency table on p.1). PCI output is
disabled (tri-state) when PCI_SEL=1. PCI clock will be 33MHz (min.
31.25MHz) if PCI_SEL=M (not connected), and 66MHz (min. 62.5MHz) if
PCI_SEL=0. 0=15kΩ to GND, M=leave open, 1=15kΩ to VDD_PCI
Bi-directional pin. Upon power-on, the value of USB_SEL is latched in and
used to select the USB output (see USB selection table on page 3). After the
input has been latched-in, the pin serves as USB (48, 30 or 12 MHz) output.
0=15kΩ to GND, M=leave open, 1=15kΩ to VDD_USB
ASIC clock signal output pins. ASIC2A and ASIC2B will have the same
frequency as CPU. These outputs can be disabled through ASIC2_OE.
ASIC1 frequency select input pin (see also frequency table on p.1). ASIC1 will
have the same frequency as CPU if ASIC1_SEL = 1, and have half of CPU if
ASIC_SEL = 0. Internal pull-up of 60 kΩ. 0=connect to GND, 1=leave open
ASIC1 output pin (see frequency table on p.1 and ASIC1_SEL pin
description).
CPU clock signal output pin. The CPU clock frequency is selected as per the
frequency table on page 1, depending on the value of CLK_SEL(0:1).
Selectable drive strength through CPUDRV_SEL.
Bi-level input with Pull-up for SST control (see Spread Spectrum selection
table on p.3). 0=connect to GND, 1=leave open.
Tri-level inputs for CPU clock frequency selection (see table on p.1).
0=connect to GND, M=not connected, 1=connect to VDD_ANA.
XIN
2
I
XOUT/ ASIC2_OE
VDD_ANA / GND_ANA
VDD_DIG / GND_DIG
VDD_xxx / GND_xxx
for USB, CPU, PCI,
ASIC1 and ASIC2
3
4, 5, 16,
24
6, 8, 9,
10, 12,
15, 18,
20, 21, 23
7
B
P
P
PCI / PCI_SEL
B
USB /
USB_SEL
ASIC2A and ASIC2B
ASIC1_SEL
ASIC1
CPU
SSC(0:1)
CLK_SEL(0:1)
11
13, 14
17
19
22
25, 26
27, 28
B
O
I
O
O
I
I
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 07/18/05 Page 2
PLL [ PHASELINK CORPORATION ]
