欢迎访问ic37.com |
会员登录 免费注册
发布采购

P2005AF-08SR 参数 Datasheet PDF下载

P2005AF-08SR图片预览
型号: P2005AF-08SR
PDF下载: 下载PDF文件 查看货源
内容描述: 低频EMI降低IC [Low Frequency EMI Reduction IC]
分类和应用: 时钟发生器微控制器和处理器光电二极管
文件页数/大小: 8 页 / 342 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号P2005AF-08SR的Datasheet PDF文件第1页浏览型号P2005AF-08SR的Datasheet PDF文件第2页浏览型号P2005AF-08SR的Datasheet PDF文件第4页浏览型号P2005AF-08SR的Datasheet PDF文件第5页浏览型号P2005AF-08SR的Datasheet PDF文件第6页浏览型号P2005AF-08SR的Datasheet PDF文件第7页浏览型号P2005AF-08SR的Datasheet PDF文件第8页  
November 2006
rev 1.3
Spread Spectrum
P2005A/S
The
Output Frequency Selection Table and the Frequency Deviations Selections Table
illustrate the two possible spread
spectrum options. The optimal setting should minimize system EMI to the fullest without affecting system performance. The
spreading is described as a percentage deviation of the center frequency (Note: The center frequency is the frequency of the
external reference input on CLKIN, Pin1).
Example:
The P2005A/S is designed for communications, digital video and imaging applications. It is not only optimized for operation
in the 8MHz – 32MHz range, but its output frequency can be extended down to one half of the input clock frequency using
the divide-by-two feature. This feature extends low frequency as low as to 4MHz. Setting Pin 3 low (DIV2 = 0; Divide-by-two
mode) sets the output frequency (ModOUT) to half the frequency of the input clock (CLKIN). This is a simple way to generate
a spread spectrum modulated low frequency clock when only a higher frequency signal is available. If you want the output
frequency to be the same as the input, you can either set DIV2=1 or leave it unconnected.
Selecting the P2005A/S’s spread options is a matter of either setting SR0=1 or SR0=0. Setting SR0=0 set as a lower
modulation spread, while setting it to 1 introduces a wider spectral spread in the output clock.
Refer Modulation output and
Spreading Selections Tables.
The example given in the figure below shows the device set to the divide-by-two mode
(DIV2=0) with a lower spectrum range (SR0=0). The versatility provided by allowing both clock division and spread spectrum
on one chip is already proving to be a popular solution among leading system manufacturers.
P2005A/S Application Schematic
+3.3V
8.832MHz Crystal
1 CLKIN
2 XOUT
3 DIV2
4 VSS
VDD
8
MODOUT 7
0.1µF
SSON# 6
SR0 5
Modulated 4.416MHz is
connected to CLK input
pin of the system
P2005A/S
Low Frequency EMI Reduction IC
Notice: The information in this document is subject to change without notice.
3 of 8