欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCS3P623Z09A 参数 Datasheet PDF下载

PCS3P623Z09A图片预览
型号: PCS3P623Z09A
PDF下载: 下载PDF文件 查看货源
内容描述: 时序-SAFE ™峰值EMI降低IC [Timing-Safe™ Peak EMI reduction IC]
分类和应用:
文件页数/大小: 15 页 / 547 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号PCS3P623Z09A的Datasheet PDF文件第1页浏览型号PCS3P623Z09A的Datasheet PDF文件第3页浏览型号PCS3P623Z09A的Datasheet PDF文件第4页浏览型号PCS3P623Z09A的Datasheet PDF文件第5页浏览型号PCS3P623Z09A的Datasheet PDF文件第6页浏览型号PCS3P623Z09A的Datasheet PDF文件第7页浏览型号PCS3P623Z09A的Datasheet PDF文件第8页浏览型号PCS3P623Z09A的Datasheet PDF文件第9页  
May 2008
rev 0.1
Spread Spectrum Frequency Generation
The clocks in digital systems are typically square waves
with a 50% duty cycle and as frequencies increase the
edge rates also get faster. Analysis shows that a square
wave is composed of fundamental frequency and
harmonics. The fundamental frequency and harmonics
generate the energy peaks that become the source of
EMI. Regulatory agencies test electronic equipment by
measuring the amount of peak energy radiated from the
equipment. In fact, the peak level allowed decreases as
the frequency increases. The standard methods of
reducing EMI are to use shielding, filtering, multi-layer
PCS3P624Z05B/C
PCS3P624Z09B/C
PCBs etc. These methods are expensive. Spread
spectrum clocking reduces the peak energy by reducing
the Q factor of the clock. This is done by slowly
modulating the clock frequency. The PCS3P624Z05/09
uses the center modulation spread spectrum technique in
which the modulated output frequency varies above and
below
the
reference
frequency
with
a
specified
modulation rate. With center modulation, the average
frequency is the same as the unmodulated frequency and
there is no performance degradation
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero
Delay between input and output. Since the DLY_CTRL pin
is the internal feedback to the PLL, its relative loading can
adjust the input-output delay.
For applications requiring zero input-output delay, all
outputs, including DLY_CTRL, must be equally loaded.
Even if DLY_CTRL is not used, it must have a capacitive
load equal to that on other outputs, for obtaining zero-
input-output delay.
Timing-Safe™ technology
Timing-Safe™ technology is the ability to modulate a
clock source with Spread Spectrum technology and
maintain synchronization with any associated data path.
High Frequency Timing-Safe™ Peak EMI Reduction IC
Notice: The information in this document is subject to change without notice.
2 of 15