欢迎访问ic37.com |
会员登录 免费注册
发布采购

P3C1024L70SC 参数 Datasheet PDF下载

P3C1024L70SC图片预览
型号: P3C1024L70SC
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗128K ×8 CMOS静态RAM [ULTRA LOW POWER 128K x 8 CMOS STATIC RAM]
分类和应用: 存储内存集成电路静态存储器
文件页数/大小: 10 页 / 114 K
品牌: PYRAMID [ PYRAMID SEMICONDUCTOR CORPORATION ]
 浏览型号P3C1024L70SC的Datasheet PDF文件第1页浏览型号P3C1024L70SC的Datasheet PDF文件第2页浏览型号P3C1024L70SC的Datasheet PDF文件第3页浏览型号P3C1024L70SC的Datasheet PDF文件第5页浏览型号P3C1024L70SC的Datasheet PDF文件第6页浏览型号P3C1024L70SC的Datasheet PDF文件第7页浏览型号P3C1024L70SC的Datasheet PDF文件第8页浏览型号P3C1024L70SC的Datasheet PDF文件第9页  
P3C1024L
READ CYCLE NO. 1 (OE CONTROLLED)
(1)
OE
READ CYCLE NO. 2 (ADDRESS CONTROLLED)
READ CYCLE NO. 3 (CE CONTROLLED)
CE
Notes:
1.
WE
is HIGH for READ cycle.
2.
CE
1
and
OE
is LOW, and CE
2
is HIGH for READ cycle.
3. ADDRESS must be valid prior to, or coincident with later of
CE
1
transition LOW or CE
2
transition HIGH.
4. Transition is measured ± 200 mV from steady state voltage prior
to change, with loading as specified in Figure 1. This parameter
is sampled and not 100% tested.
5. READ Cycle Time is measured from the last valid address to the
first transitioning address.
Document #
SRAM132
REV OR
Page 4 of 9