欢迎访问ic37.com |
会员登录 免费注册
发布采购

P4C1024-17J3I 参数 Datasheet PDF下载

P4C1024-17J3I图片预览
型号: P4C1024-17J3I
PDF下载: 下载PDF文件 查看货源
内容描述: 高速128K ×8 CMOS静态RAM [HIGH SPEED 128K X 8 CMOS STATIC RAM]
分类和应用:
文件页数/大小: 14 页 / 224 K
品牌: PYRAMID [ PYRAMID SEMICONDUCTOR CORPORATION ]
 浏览型号P4C1024-17J3I的Datasheet PDF文件第1页浏览型号P4C1024-17J3I的Datasheet PDF文件第2页浏览型号P4C1024-17J3I的Datasheet PDF文件第3页浏览型号P4C1024-17J3I的Datasheet PDF文件第4页浏览型号P4C1024-17J3I的Datasheet PDF文件第6页浏览型号P4C1024-17J3I的Datasheet PDF文件第7页浏览型号P4C1024-17J3I的Datasheet PDF文件第8页浏览型号P4C1024-17J3I的Datasheet PDF文件第9页  
P4C1024
TIMINIG WAVERFORM OF READ CYCLE NO. 2 (ADDRESS CONTROLLED)
(5,6)
CE
TIMING WAVEFORM OF READ CYCLE NO. 3 (CE
1
, CE
2
CONTROLLED)
(5,7,10)
Notes:
9. READ Cycle Time is measured from the last valid address to the first
transitioning address.
10. Transitions caused by a chip enable control have similar delays
irrespective of whether
CE
1
or CE
2
causes them.
Document #
SRAM124
REV A
Page 5 of 14