欢迎访问ic37.com |
会员登录 免费注册
发布采购

FM3135-GTR 参数 Datasheet PDF下载

FM3135-GTR图片预览
型号: FM3135-GTR
PDF下载: 下载PDF文件 查看货源
内容描述: 集成RTC /闹钟/ F-RAM和嵌入式晶体 [Integrated RTC/Alarm/F-RAM & Embedded Crystal]
分类和应用: 晶体存储内存集成电路光电二极管闹钟
文件页数/大小: 21 页 / 267 K
品牌: RAMTRON [ RAMTRON INTERNATIONAL CORPORATION ]
 浏览型号FM3135-GTR的Datasheet PDF文件第1页浏览型号FM3135-GTR的Datasheet PDF文件第2页浏览型号FM3135-GTR的Datasheet PDF文件第3页浏览型号FM3135-GTR的Datasheet PDF文件第5页浏览型号FM3135-GTR的Datasheet PDF文件第6页浏览型号FM3135-GTR的Datasheet PDF文件第7页浏览型号FM3135-GTR的Datasheet PDF文件第8页浏览型号FM3135-GTR的Datasheet PDF文件第9页  
FM3135 Integrated RTC/Alarm/FRAM & Embedded Crystal
VBC bit (register 0Eh, bit 2) is set to a ‘1’, the V
BAK
pin will source approximately 80 µA until V
BAK
reaches V
DD
. This charges the capacitor to V
DD
without an external diode and resistor charger.
There is a Fast Charge mode which is enabled by the
FC bit (register 0Eh, bit 1). In this mode the trickle
charger current is set to approximately 1 mA,
allowing a large backup capacitor to charge more
quickly.
In the case where no battery is used, the V
BAK
pin should be tied to V
SS
.
!
Note: systems using lithium batteries should clear
the VBC bit to 0 to prevent battery charging. The
V
BAK
circuitry includes an internal 1 K
series
resistor as a safety element. The trickle charger is UL
Recognized.
/OSCEN
32.768 kHz
crystal
512 Hz or
SW out
W
Oscillator
Clock
Divider
1 Hz
Update
Logic
CF
Years
8 bits
Months
5 bits
Date
6 bits
Days
3 bits
Hours
6 bits
Minutes
7 bits
Seconds
7 bits
User Interface Registers
R
Figure 2. Real-Time Clock Core Block Diagram
clock will have a maximum error of
±
2.17 ppm or
±
0.09 minutes per month at the calibrated
temperature.
The calibration setting is battery-backed and must be
reloaded should the backup source fail. It is accessed
with bits CAL.4-0 in register 01h. This value only
can be written when the CAL bit is set to a ‘1’. To
exit the calibration mode, the user must clear the
CAL bit to a ‘0’. When the CAL bit is ‘0’, the ACS
pin will revert to another function as defined in
Table 3. Control Bit Settings for ACS Pin.
Calibration
When the CAL bit in register 00h is set to ‘1’, the
clock enters calibration mode. In calibration mode,
the ACS output pin is dedicated to the calibration
function and the power fail output is temporarily
unavailable. Calibration operates by applying a
digital correction to the counter based on the
frequency error. In this mode, the ACS pin is driven
with a 512 Hz (nominal) square wave. Any measured
deviation from 512 Hz translates into a timekeeping
error. The user converts the measured error in ppm
and writes the appropriate correction value to the
calibration register. The correction factors are listed
in the table below. Positive ppm errors require a
negative adjustment that removes pulses. Negative
ppm errors require a positive correction that adds
pulses. Positive ppm adjustments have the CALS
(sign) bit set to ‘1’, whereas negative ppm
adjustments have CALS = 0. After calibration, the
Rev. 1.2
Feb. 2009
Page 4 of 21