欢迎访问ic37.com |
会员登录 免费注册
发布采购

FM3135-GTR 参数 Datasheet PDF下载

FM3135-GTR图片预览
型号: FM3135-GTR
PDF下载: 下载PDF文件 查看货源
内容描述: 集成RTC /闹钟/ F-RAM和嵌入式晶体 [Integrated RTC/Alarm/F-RAM & Embedded Crystal]
分类和应用: 晶体存储内存集成电路光电二极管闹钟
文件页数/大小: 21 页 / 267 K
品牌: RAMTRON [ RAMTRON INTERNATIONAL CORPORATION ]
 浏览型号FM3135-GTR的Datasheet PDF文件第2页浏览型号FM3135-GTR的Datasheet PDF文件第3页浏览型号FM3135-GTR的Datasheet PDF文件第4页浏览型号FM3135-GTR的Datasheet PDF文件第5页浏览型号FM3135-GTR的Datasheet PDF文件第7页浏览型号FM3135-GTR的Datasheet PDF文件第8页浏览型号FM3135-GTR的Datasheet PDF文件第9页浏览型号FM3135-GTR的Datasheet PDF文件第10页  
FM3135 Integrated RTC/Alarm/FRAM & Embedded Crystal
26
27
28
29
30
31
512.0567
512.0589
512.0611
512.0633
512.0656
512.0678
512.0589
512.0611
512.0633
512.0656
512.0678
512.0700
110.68
115.02
119.36
123.70
128.04
132.38
115.01
119.35
123.69
128.03
132.37
136.71
011010
011011
011100
011101
011110
011111
Alarm
The alarm function compares user-programmed
alarm values to the corresponding RTC time/date
values. When a match occurs, an alarm event occurs.
The alarm event sets an internal flag AF (register
00h, bit 6) and drives the ACS pin low, if the
appropriate control bits are set in registers 00h and
0Eh. See Table 3. The alarm condition on the ACS
pin and the AF bit are cleared by reading register
00h.
The alarm operates under V
DD
or V
BAK
power. If the
system controller is being used to detect an alarm
while the FM3135 is powered on V
BAK
only, the ACS
pin may cause extra I
BAK
current when the alarm is
activated. To avoid battery drain, the ACS pin can be
tri-stated by reading the AF flag, located in the
RTC/Alarm Control register 00h.
There are five alarm match fields. They are Month,
Date, Hours, Minutes, and Seconds. Each of these
fields also has a Match bit that is used to determine if
the field is used in the alarm match logic. Setting the
Match bit to ‘0’ indicates that the corresponding field
will be used in the match process.
Depending on the Match bits, the alarm can occur as
specifically as one particular second on one day of
the month, or as frequently as once per second
continuously. The MSB of each Alarm register is a
Match bit. Examples of the Match bit settings are
shown in
Table 4. Alarm Match Bit Examples.
Selecting none of the match bits (all ‘1’s) indicates
that no match is required. The alarm occurs every
second. Setting the match select bit for seconds to ‘0’
causes the logic to match the seconds alarm value to
the current time of day. Since a match will occur for
only one value per minute, the alarm occurs once per
minute. Likewise setting the seconds and minutes
match select bits causes an exact match of these
values. Thus, an alarm will occur once per hour.
Setting seconds, minutes, and hours causes a match
once per day. See Table 4 for other alarm setting
examples.
Function of the ACS Pin
The ACS pin is a multifunction pin. The alarm,
calibration, and square wave functions all share this
output. There are two ways a user can detect an alarm
event, by reading the AF flag or by monitoring the
ACS pin. An interrupt pin on the host processor may
be used to detect an alarm event. The AF flag in the
register 00h (bit 6) will indicate that a time/date
match has occurred. When a match occurs, the AF
bit will be set to ‘1’ and the ACS pin will drive low.
The flag and ACS pin will remain in this state until
the RTC/Alarm Control register is read which clears
the AF bit.
Table 3 that shows the relationship between register
control settings and the function of the ACS pin.
Table 3. Control Bit Settings for ACS Pin
State of Register Bit
Function of
ACS pin
CAL AEN AL/SW
0
1
1
/Alarm
0
X
0
Sq Wave out
1
X
X
512 Hz out
0
0
1
Hi-Z
Rev. 1.2
Feb. 2009
Page 6 of 21