欢迎访问ic37.com |
会员登录 免费注册
发布采购

RF2690 参数 Datasheet PDF下载

RF2690图片预览
型号: RF2690
PDF下载: 下载PDF文件 查看货源
内容描述: W-CDMA的接收自动增益控制和解调器 [W-CDMA RECEIVE AGC AND DEMODULATOR]
分类和应用: 电信集成电路信息通信管理
文件页数/大小: 16 页 / 261 K
品牌: RFMD [ RF MICRO DEVICES ]
 浏览型号RF2690的Datasheet PDF文件第1页浏览型号RF2690的Datasheet PDF文件第2页浏览型号RF2690的Datasheet PDF文件第3页浏览型号RF2690的Datasheet PDF文件第4页浏览型号RF2690的Datasheet PDF文件第6页浏览型号RF2690的Datasheet PDF文件第7页浏览型号RF2690的Datasheet PDF文件第8页浏览型号RF2690的Datasheet PDF文件第9页  
Preliminary
Pin
1
2
3
4
Function
VGC1
NC
NC
W-CDMA
IN+
Description
Analog gain control. Valid control voltage ranges are from 0.5V to 2.5V.
These voltages are valid with a 10kΩ resistor in series with GC pin.
Unused. Connect to signal ground in application.
Unused. Connect to signal ground in application.
W-CDMA balanced input pin. This pin is internally DC-biased and
should be DC-blocked if connected to a device with a DC level present.
For single-ended input operation, one pin is used as an input and the
other W-CDMA input is AC coupled to ground. The balanced input
impedance is 2.4kΩ, while the single-ended input impedance is 1.2kΩ.
RF2690
Interface Schematic
BIAS
BIAS
1200
1200
W-CDMA IN+
W-CDMA IN-
5
6
7
8
W-CDMA
IN-
VCC
GND
LO
Same as pin 4, except complementary input.
Supply
Connect to ground.
LO input pin. This input is internally DC-biased and should be DC-
blocked if connected to a device with DC present. The frequency of the
signal applied to this pin is internally divided by a factor of four, hence
the LO applied should be four times the frequency of the IF.
Warm-up mode enable. The input LO buffers and divider chains are
enabled. When logic “low” (<0.5V), chip is in warm-up mode. When
logic “high” (VCC -0.3V), chip is in W-CDMA RX mode.
Chip enable. Power down. When logic “low” (<0.5V), all circuits are
turned off. When logic “high” (VCC -0.3V), all circuits are operating.
Complementary output to Q OUT+.
Balanced baseband output of Q mixer. This pin is internally DC-biased
and should be DC-blocked externally. The output may be used single-
ended by leaving one of the pins unconnected, however half of the out-
put voltage will be lost.
See pin 4.
7
QUADRATURE
DEMODULATORS
Q OUT+
150
µA
Q OUT-
150
µA
9
10
11
12
EN WUP
EN RX
Q OUT-
Q OUT+
V
CC
V
CC
13
14
I OUT-
I OUT+
Complementary output to I OUT+.
Balanced baseband output.
V
CC
V
CC
I OUT+
150
µA
I OUT-
150
µA
15
16
ENCAL
FCLK
Calibration enable.
F
CLK
clock reference for the automatic calibration circuitry.
20 kΩ
17
18
IF-
IF+
Complementary output to IF+.
IF test point output. This balanced node is pinned out to allow for moni-
toring of the AGC output signal as it enters the demodulator. During
normal operation, this pin and its complementary output should be left
floating and not connected.
Rev A4 010918
7-43