欢迎访问ic37.com |
会员登录 免费注册
发布采购

X28HC256SZ-12 参数 Datasheet PDF下载

X28HC256SZ-12图片预览
型号: X28HC256SZ-12
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗CMOS EEPROM与高速页写能力256K EEPROM [LOW POWER CMOS EEPROM with hi-speed page write capability 256K EEPROM]
分类和应用: 内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 21 页 / 977 K
品牌: ROCHESTER [ Rochester Electronics ]
 浏览型号X28HC256SZ-12的Datasheet PDF文件第1页浏览型号X28HC256SZ-12的Datasheet PDF文件第3页浏览型号X28HC256SZ-12的Datasheet PDF文件第4页浏览型号X28HC256SZ-12的Datasheet PDF文件第5页浏览型号X28HC256SZ-12的Datasheet PDF文件第6页浏览型号X28HC256SZ-12的Datasheet PDF文件第7页浏览型号X28HC256SZ-12的Datasheet PDF文件第8页浏览型号X28HC256SZ-12的Datasheet PDF文件第9页  
®
X28HC256
256k, 32k x 8-Bit
Data Sheet
May 7, 2007
FN8108.2
5V, Byte Alterable EEPROM
The X28HC256 is a second generation high performance
CMOS 32k x 8 EEPROM. It is fabricated with Intersil’s
proprietary, textured poly floating gate technology, providing
a highly reliable 5V only nonvolatile memory.
The X28HC256 supports a 128-byte page write operation,
effectively providing a 24µs/byte write cycle, and enabling
the entire memory to be typically rewritten in less than 0.8
seconds. The X28HC256 also features DATA Polling and
Toggle Bit Polling, two methods of providing early end of
write detection. The X28HC256 also supports the JEDEC
standard Software Data Protection feature for protecting
against inadvertent writes during power-up and power-down.
Endurance for the X28HC256 is specified as a minimum
1,000,000 write cycles per byte and an inherent data
retention of 100 years.
Features
• Access time: 70ns
• Simple byte and page write
- Single 5V supply
- No external high voltages or V
P-P
control circuits
- Self-timed
- No erase before write
- No complex programming algorithms
- No overerase problem
• Low power CMOS
- Active: 60mA
- Standby: 500µA
• Software data protection
- Protects data against system level inadvertent writes
• High speed page write capability
• Highly reliable Direct Write
cell
- Endurance: 1,000,000 cycles
- Data retention: 100 years
• Early end of write detection
- DATA polling
- Toggle bit polling
• Pb-free plus anneal available (RoHS compliant)
Block Diagram
X BUFFERS
LATCHES AND
DECODER
A
0
TO A
14
ADDRESS
INPUTS
Y BUFFERS
LATCHES AND
DECODER
I/O BUFFERS
AND LATCHES
256kBIT
EEPROM
ARRAY
I/O
0
TO I/O
7
CE
OE
WE
DATA INPUTS/OUTPUTS
CONTROL
LOGIC AND
TIMING
V
CC
V
SS
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005, 2006, 2007. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.