欢迎访问ic37.com |
会员登录 免费注册
发布采购

S-93A56AD0A-J8T2GB 参数 Datasheet PDF下载

S-93A56AD0A-J8T2GB图片预览
型号: S-93A56AD0A-J8T2GB
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS串行E2PROM [CMOS SERIAL E2PROM]
分类和应用: 可编程只读存储器
文件页数/大小: 34 页 / 334 K
品牌: SII [ SEIKO INSTRUMENTS INC ]
 浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第8页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第9页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第10页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第11页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第13页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第14页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第15页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第16页  
CMOS SERIAL E
2
PROM
S-93A46A/56A/66A
4.2 Writing Data (WRITE)
Rev.2.1
_00
To write 16-bit data to a specified address, change CS to high and then input the WRITE instruction,
address, and 16-bit data following the start bit. The write operation starts when CS goes low. There
is no need to set the data to 1 before writing. When the clocks more than the specified number have
been input, the clock pulse monitoring circuit cancels the WRITE instruction. For details of the clock
pulse monitoring circuit, refer to “
Function to Protect Against Write due to Erroneous
Instruction Recognition
”.
t
CDS
CS
SK
DI
DO
1
<1>
2
0
1
3
4
A5
5
A4
6
A3
7
A2
8
A1
9
A0
10
D15
25
D0
Verify
Standby
Hi-Z
t
SV
busy
ready
t
HZ1
t
PR
Hi-Z
Figure 6 Data Write Timing (S-93A46A)
t
CDS
CS
SK
DI
DO
1
<1>
2
0
3
1
Hi-Z
4
5
A6
6
A5
7
A4
8
A3
9
A2
10
A1
11
A0
12
D15
27
D0
Verify
Standby
x:S-93A56A
A7:S-93A66
t
SV
busy
ready
t
HZ1
t
PR
Hi-Z
Figure 7 Data Write Timing (S-93A56A/66A)
12
Seiko Instruments Inc.