欢迎访问ic37.com |
会员登录 免费注册
发布采购

S-93A56AD0A-J8T2GB 参数 Datasheet PDF下载

S-93A56AD0A-J8T2GB图片预览
型号: S-93A56AD0A-J8T2GB
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS串行E2PROM [CMOS SERIAL E2PROM]
分类和应用: 可编程只读存储器
文件页数/大小: 34 页 / 334 K
品牌: SII [ SEIKO INSTRUMENTS INC ]
 浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第10页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第11页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第12页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第13页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第15页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第16页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第17页浏览型号S-93A56AD0A-J8T2GB的Datasheet PDF文件第18页  
CMOS SERIAL E2PROM  
S-93A46A/56A/66A  
Rev.2.1_00  
4.4 Writing to Chip (WRAL)  
To write the same 16-bit data to the entire memory address space, change CS to high, and then input  
the WRAL instruction, an address, and 16-bit data following the start bit. Any address can be input.  
The write operation starts when CS goes low. There is no need to set the data to 1 before writing.  
When the clocks more than the specified number been input, the clock pulse monitoring circuit  
cancels the WRAL instruction. For details of the clock pulse monitoring circuit, refer to “„ Function to  
Protect Against Write due to Erroneous Instruction Recognition”.  
tCDS  
Standby  
CS  
SK  
Verify  
1
2
0
3
4
5
6
7
8
9
10  
25  
DI  
0
0
<1>  
1
D15  
D0  
tSV  
tHZ1  
4Xs  
Hi-Z  
busy  
ready  
DO  
Hi-Z  
tPR  
Figure 10 Chip Write Timing (S-93A46A)  
tCDS  
Standby  
CS  
SK  
Verify  
11 12  
D15  
27  
1
2
0
3
4
5
6
7
8
9
10  
DI  
0
0
<1>  
1
D0  
tSV  
tHZ1  
6Xs  
Hi-Z  
busy  
ready  
DO  
Hi-Z  
tPR  
Figure 11 Chip Write Timing (S-93A56A/66A)  
14  
Seiko Instruments Inc.