欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F818-GU 参数 Datasheet PDF下载

C8051F818-GU图片预览
型号: C8051F818-GU
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 250 页 / 1303 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F818-GU的Datasheet PDF文件第147页浏览型号C8051F818-GU的Datasheet PDF文件第148页浏览型号C8051F818-GU的Datasheet PDF文件第149页浏览型号C8051F818-GU的Datasheet PDF文件第150页浏览型号C8051F818-GU的Datasheet PDF文件第152页浏览型号C8051F818-GU的Datasheet PDF文件第153页浏览型号C8051F818-GU的Datasheet PDF文件第154页浏览型号C8051F818-GU的Datasheet PDF文件第155页  
C8051F80x-83x  
SFR Definition 23.3. P0MASK: Port 0 Mask Register  
Bit  
7
6
5
4
3
2
1
0
P0MASK[7:0]  
R/W  
Name  
Type  
Reset  
0
0
0
0
0
0
0
0
SFR Address = 0xFE  
Bit Name  
7:0 P0MASK[7:0] Port 0 Mask Value.  
Function  
Selects P0 pins to be compared to the corresponding bits in P0MAT.  
0: P0.n pin logic value is ignored and cannot cause a Port Mismatch event.  
1: P0.n pin logic value is compared to P0MAT.n.  
SFR Definition 23.4. P0MAT: Port 0 Match Register  
Bit  
7
6
5
4
3
2
1
0
P0MAT[7:0]  
R/W  
Name  
Type  
Reset  
1
1
1
1
1
1
1
1
SFR Address = 0xFD  
Bit  
Name  
Function  
7:0  
P0MAT[7:0]  
Port 0 Match Value.  
Match comparison value used on Port 0 for bits in P0MASK which are set to 1.  
0: P0.n pin logic value is compared with logic LOW.  
1: P0.n pin logic value is compared with logic HIGH.  
Rev. 1.0  
151