欢迎访问ic37.com |
会员登录 免费注册
发布采购

EMC2103-2-AP 参数 Datasheet PDF下载

EMC2103-2-AP图片预览
型号: EMC2103-2-AP
PDF下载: 下载PDF文件 查看货源
内容描述: 基于RPM的风扇控制器硬件过热关机 [RPM-Based Fan Controller with HW Thermal Shutdown]
分类和应用: 风扇控制器
文件页数/大小: 84 页 / 1193 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号EMC2103-2-AP的Datasheet PDF文件第63页浏览型号EMC2103-2-AP的Datasheet PDF文件第64页浏览型号EMC2103-2-AP的Datasheet PDF文件第65页浏览型号EMC2103-2-AP的Datasheet PDF文件第66页浏览型号EMC2103-2-AP的Datasheet PDF文件第68页浏览型号EMC2103-2-AP的Datasheet PDF文件第69页浏览型号EMC2103-2-AP的Datasheet PDF文件第70页浏览型号EMC2103-2-AP的Datasheet PDF文件第71页  
RPM-Based Fan Controller with HW Thermal Shutdown
Datasheet
If the output is configured as a push-pull output, then output pin will immediately be driven to match
the corresponding bit setting.
Bit 1 - GPIO2_OUT - Controls the pin state of the GPIO2 pin when it is configured as a GPIO output.
Bit 0 - GPIO1_OUT - Controls the pin state of the GPIO1 pin when it is configured as a GPIO output.
6.38
GPIO Interrupt Enable Register (EMC2103-2 Only)
Table 6.54 GPIO Interrupt Enable Register
ADDR
R/W
REGISTER
GPIO
Interrupt
Enable
B7
B6
B5
B4
B3
B2
B1
GPIO2_
INT_EN
B0
GPIO1_
INT_EN
DEFAULT
E5h
R/W
-
-
00h
The GPIO Interrupt Enable Register enables the GPIOs to assert the ALERT pin when they change
state. When the GPIO pins are configured as outputs, then these bits are ignored.
Bit 1 - GPIO2_INT_EN - Allows the ALERT pin to be asserted when the GPIO2 pin changes state
(when configured as an input).
‘0’ (default) - The ALERT pin will not be asserted when the GPIO2 pin changes state (when
configured as an input).
‘1’ - The ALERT pin will be asserted when the GPIO2 pin changes state (when configured as an
input)
Bit 0 - GPIO1_INT_EN - Allows the ALERT pin to be asserted when the GPIO1 pin changes state
(when configured as an input).
‘0’ (default) - The ALERT pin will not be asserted when the GPIO1 pin changes state (when
configured as an input).
‘1’ - The ALERT pin will be asserted when the GPIO1 pin changes state (when configured as an
input)
6.39
GPIO Status Register (EMC2103-2 Only)
Table 6.55 GPIO Status Register
ADDR
E6h
R/W
R-C
REGISTER
GPIO
Status
B7
-
B6
-
B5
B4
B3
B2
B1
GPIO2_
STS
B0
GPIO1_
STS
DEFAULT
00h
The GPIO Status Register indicates which GPIO has changed states to cause the ALERT pin to be
asserted. This register is cleared when it is read. The bits in this register are set whenever the
corresponding GPIO changes states regardless if the ALERT pins are asserted. Once a bit is set, it
will remain set until read.
If any bit in this register is set, then the GPIO status bit will be set.
Bit 1 - GPIO2_STS - Indicates that the GPIO2 pin has changed states from a ‘0’ to a ‘1’ or a ‘1’ to a
‘0’ (when configured as a GPIO input).
Bit 0 - GPIO1_STS - Indicates that the GPIO1 pin has changed states from a ‘0’ to a ‘1’ or a ‘1’ to a
‘0’ (when configured as a GPIO input).
SMSC EMC2103
67
Revision 0.85 (01-29-08)
DATASHEET