欢迎访问ic37.com |
会员登录 免费注册
发布采购

USB3500 参数 Datasheet PDF下载

USB3500图片预览
型号: USB3500
PDF下载: 下载PDF文件 查看货源
内容描述: 高速USB主机,设备或OTG PHY采用UTMI +接口 [Hi-Speed USB Host, Device or OTG PHY With UTMI+ Interface]
分类和应用:
文件页数/大小: 46 页 / 719 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号USB3500的Datasheet PDF文件第7页浏览型号USB3500的Datasheet PDF文件第8页浏览型号USB3500的Datasheet PDF文件第9页浏览型号USB3500的Datasheet PDF文件第10页浏览型号USB3500的Datasheet PDF文件第12页浏览型号USB3500的Datasheet PDF文件第13页浏览型号USB3500的Datasheet PDF文件第14页浏览型号USB3500的Datasheet PDF文件第15页  
Hi-Speed USB Host, Device or OTG PHY With UTMI+ Interface
Datasheet
3.2
Pin Definitions
Table 3.1 USB3500 Pin Definitions
DIRECTION,
TYPE
Ground
Input
ACTIVE
LEVEL
N/A
N/A
PIN
1
2
NAME
VSS
XCVRSEL[0]
DESCRIPTION
PHY ground.
Transceiver Select. These signals select between
the FS and HS transceivers:
Transceiver select.
00: HS
01: FS
10: LS
11: LS data, FS rise/fall times
Termination Select. This signal selects between the
FS and HS terminations:
0: HS termination enabled
1: FS termination enabled
Transmit Data Ready. If TXVALID is asserted, the
Link must always have data available for clocking
into the TX Holding Register on the rising edge of
CLKOUT. TXREADY is an acknowledgement to the
Link that the transceiver has clocked the data from
the bus and is ready for the next transfer on the bus.
If TXVALID is negated, TXREADY can be ignored by
the Link.
VBUS pin of the USB cable.
ID pin of the USB cable.
Suspend. Places the transceiver in a mode that
draws minimal power from supplies. In host mode,
R
PU
is removed during suspend. In device mode,
R
PD
is controlled by TERMSEL. In suspend mode
the clocks are off.
0: PHY in suspend mode
1: PHY in normal operation
Transmit Valid. Indicates that the DATA bus is valid
for transmit. The assertion of TXVALID initiates the
transmission of SYNC on the USB bus. The
negation of TXVALID initiates EOP on the USB.
Control inputs (OPMODE[1:0],
TERMSEL,XCVERSEL) must not be changed on the
de-assertion or assertion of TXVALID.
3
TERMSEL
Input
N/A
4
TXREADY
Output
High
5
6
7
VBUS
ID
SUSPENDN
I/O,
Analog
Input,
Analog
Input
N/A
N/A
Low
8
TXVALID
Input
High
9
RESET
Input
High
Reset. Reset all state machines. After coming out
of reset, must wait 5 rising edges of clock before
asserting TXValid for transmit.
Assertion of Reset: May be asynchronous to
CLKOUT
De-assertion of Reset: Must be synchronous to
CLKOUT
3.3V PHY Supply. Provides power for USB2.0
Transceiver, UTMI+ Digital, Digital I/O, and
Regulators.
D+ pin of the USB cable.
10
VDD3.3
N/A
N/A
11
DP
I/O,
Analog
N/A
SMSC USB3500
DATASHEET
11
Revision 1.0 (04-04-05)