CXD2510Q
CD Digital Signal Processor
Description
The CXD2510Q is a digital signal processor LSI for
CD players and is equipped with the following functions.
• Wide frame jitter margin (±28 frames) due to a built-
in 32K RAM
• Bit clock, which strobes the EFM signal, is
generated by the digital PLL
• EFM data demodulation
• Enhanced EFM frame sync signal protection
• Refined super strategy-based powerful error correction
C1: double correction, C2: quadruple correction
• Quadruple-speed, double-speed and variable pitch
playback
• Noise reduction during track jumps
• Auto zero-cross mute
• Subcode demodulation and Sub Q data error
correction
• Digital spindle servo (built-in oversampling filter)
• 16-bit traverse counter
• Asymmetry compensation circuit
• Serial bus-based CPU interface
• Error correction monitor signals are output from a
new CPU interface.
• Servo auto sequencer
• Fine search which performs high-precision track
jumps
• Digital audio interface output
• Digital level meter, peak meter
• Bilingual compatible
Features
• All digital signals processed with a single chip
during playback
• High-integrated mounting possible due to a built-in
RAM
Structure
Silicon gate CMOS IC
Absolute Maximum Ratings
V
DD
•
Supply voltage
–0.3 to +7.0 V
•
Input voltage
V
I
–0.3 to +7.0 V
(V
SS
– 0.3V to V
DD
+ 0.3V)
•
Output voltage
V
O
–0.3 to +7.0 V
•
Storage temperature Tstg
–40 to +125 °C
•
Supply voltage difference
Vss – AVss –0.3 to +0.3 V
V
DD
– AV
DD
–0.3 to +0.3 V
80 pin QFP (Plastic)
-L051
-L01
Recommended Operating Conditions
4.50 to 5.50
V
•
Supply voltage
V
DD
∗
•
Operating temperature Topr
–20 to +75
°C
∗
The V
DD
(min.) for the CXD2510Q varies according
to the playback speed and built-in VCO selection.
The V
DD
(min.) is 4.50 V when high speed VCO
and quadruple-speed playback are selected
(variable pitch off). The V
DD
(min.) for the
CXD2510Q under various conditions are as shown
in the following table.
V
DD
(min.) [V]
Playback
speed
VCO high-speed VCO normal-speed
×
4
×
2
∗
1
×
2
×
1
×
1
∗
2
4.50
4.00
3.40
3.40
3.40
—
—
4.00
3.40
3.40
Dashes indicate that there is no assurance of the
processor operating. All values are for variable pitch off.
∗
1
When the internal operation of the LSI is set to
normal-speed playback and the operating clock
of the signal processor is doubled, double-speed
playback results.
∗
2
When the internal operation of the LSI is set to
double-speed mode and the crystal oscillating
frequency is halved in low power consumption
mode, normal-speed playback results.
Input/output Capacitances
•
Input capacitance
C
I
•
Output capacitance C
O
Note)
Measurement conditions
12 (max.)
pF
12 (max.)
pF
for high impedance
V
DD
= V
I
= 0V
f
M
= 1MHz
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E94412A11
SONY [ SONY CORPORATION ]
