D a t a
S h e e t
Device Bus Operations
This section describes the requirements and use of the device bus operations, which are ini-
tiated through the internal command register. The command register itself does not occupy
any addressable memory location. The register is a latch used to store the commands, along
with the address and data information needed to execute the command. The contents of the
register serve as inputs to the internal state machine. The state machine outputs dictate the
function of the device.
lists the device bus operations, the inputs and control levels
they require, and the resulting output. The following subsections describe each of these op-
erations in further detail.
Table 1.
Device Bus Operations
DQ8–DQ15
Operation
Read
Write (Program/Erase)
Accelerated Program
Standby
Output Disable
Reset
CE#
L
L
L
V
CC
±
0.3 V
L
X
OE#
L
H
H
X
H
X
WE#
H
L
L
X
H
X
RESET#
H
H
H
V
CC
±
0.3 V
H
L
WP#/ACC
X
Note 2
V
HH
H
X
X
Addresses
(Note 1)
A
IN
A
IN
A
IN
X
X
X
DQ0–
DQ7
D
OUT
(Note 3)
(Note 3)
High-Z
High-Z
High-Z
BYTE#
= V
IH
D
OUT
(Note
3)
(Note
3)
High-Z
High-Z
High-Z
BYTE#
= V
IL
DQ8–DQ14
= High-Z,
DQ15 = A-1
High-Z
High-Z
High-Z
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 11.5–12.5 V, V
HH
= 11.5–12.5V, X = Don’t Care, SA = Sector
Address, A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1. Addresses are AMax:A0 in word mode; A
Max
:A-1 in byte mode. Sector addresses are A
Max
:A16 in both modes.
2. If WP# = V
IL
, the first or last sector group remains protected. If WP# = V
IH
, the first or last sector is protected or
unprotected as determined by the method described in “Write Protect (WP#)”. All sectors are unprotected when
shipped from the factory (The Secured Silicon Sector may be factory protected depending on version ordered.)
3. D
IN
or D
OUT
as required by command sequence, data polling, or sector protect algorithm (see
and
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O pins operate in the byte or word config-
uration. If the BYTE# pin is set at logic ‘1’, the device is in word configuration, DQ0–DQ15 are
active and controlled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte configuration, and only data I/O pins
DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are
tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.
VersatileIO
TM
(V
IO
) Control
The
VersatileIO
TM
(V
IO
) control allows the host system to set the voltage levels that the de-
vice generates and tolerates on CE# and DQ I/Os to the same voltage level that is asserted
on V
IO
. See Ordering Information for V
IO
options on this device.
For example, a V
I/O
of 1.65–3.6 volts allows for I/O at the 1.8 or 3 volt levels, driving and
receiving signals to and from other 1.8 or 3 V devices on the same data bus.
S29GL-N_00_B3 October 13, 2006
S29GL-N MirrorBit™ Flash Family
13
SPANSION [ SPANSION ]
